PATENT ABSTRACTS OF JAPAN

(11)Publication number:

2000-293427

(43)Date of publication of application: 20.10.2000

(51)Int.CI.

G06F 12/00

(21)Application number: 11-098019

098019 (71)Apr

(71)Applicant : MITSUBISHI ELECTRIC CORP

(22)Date of filing:

05.04.1999


(72)Inventor: FUKUZUMI TOMOYA

(54) STORAGE MEDIUM ON WHICH FLASH MEMORY IS MOUNTED

(57)Abstract:

PROBLEM TO BE SOLVED: To obtain a low-cost storage device capable of using a buffer memory having capacity being smaller than the sector capacity of a mounted flash memory.

SOLUTION: This storage device 1 uses two bits in a low order of a media sector address received from a host system 12 as data corresponding to a column address in a sector of a flash memory 10. A data transfer controlling part 8 starts data transfer to the memory 10 from a buffer memory 4 in timing corresponding to column addresses 0h, 200h, 400h and 600h respectively, for instance, on the case low order two bits 00, 01, 10 and 11 of a media sector address are inputted when the sector capacity of the memory 10 is defined as 2048 bytes and the sector capacity of the device 1 is defined as 512 bytes.



LEGAL STATUS

[Date of request for examination]

[Date of sending the examiner's decision of rejection]

[Kind of final disposal of application other than the examiner's decision of rejection or application converted registration]

[Date of final disposal for application]

[Patent number]

[Date of registration]

[Number of appeal against examiner's decision of rejection]

[Date of requesting appeal against examiner's decision of rejection]

[Date of extinction of right]

(19)日本国特許庁 (JP)

(12) 公開特許公報(A)

(11)特許出願公開番号 特開2000-293427

(P2000-293427A)

(43)公開日 平成12年10月20日(2000.10.20)

(51) lnt.Cl.⁷ G 0 6 F 12/00 職別記号 560 FI

テーマコード(参考)

G 0 6 F 12/00

560A 5B060

審査請求 未請求 請求項の数12 OL (全 19 頁)

(21)出願番号

特願平11-98019

(22)出願日

平成11年4月5日(1999.4.5)

(71)出願人 000006013

三菱電機株式会社

東京都千代田区丸の内二丁目2番3号

(72)発明者 福住 知也

東京都千代田区丸の内二丁目2番3号 三

菱電機株式会社内

(74)代理人 100064746

弁理士 深見 久郎 (外3名)


Fターム(参考) 5B060 CB01

(54) 【発明の名称】 フラッシュメモリを搭載する記憶装置

(57)【要約】

【課題】 搭載するフラッシュメモリのセクタ容量より 小容量のバッファメモリを使用することを可能にした。 低コストの記憶装置を提供することである。

【解決手段】 記憶装置がホストシステムより受けるメディアセクタアドレスの下位2 ビットを、フラッシュメモリのセクタ内のカラムアドレスに対応するデータとして使用する。例えば、フラッシュメモリのセクタ容量が 2048パイトで記憶装置のセクタ容量が512パイトである場合において、データ転送制御部8 はメディアセクタアドレスの下位2 ビット00、01、10、11が人力されるとそれぞれカラムアドレス0h、200h、400h、600hに対応するタイミングでパッファメモリからフラッシュメモリへのデータ転送を開始する。



【特許請求の範囲】

【請求項】】 ホストシステムから外部書込アドレス信 号と外部書込データとを受けてデータ記憶を行う書込モ ・ドを備える記憶装置であって、

データ消去時には所定数のデータを保持するメモリ領域 を最小単位とする一括消去が行われ 前記所定数のデー) タ長を単位として複数のデータの書込がなされるフラッ シュメモリを備え、

前記フラッシュメモリは、前記書込モードにおいて、内 部書込アドレス信号を受けて、内部書込テータに含まれ 10 前記データ転送制御部は、 る複数のデータを取込み保持し、

前記書込モードにおいて 前記外部書込アドレス信号を 受けて前記内部書込アドレス信号を発生し、前記外部書 込データを受けて保持して前記外部書込データと前記外 部書込アドレス信号とに基づいて前記内部書込データを 出力するデータ入出力部をさらに備え、

前記データ入出力部は、

前記書込モードにおいて、前記ホストシステムから前記 外部書込データおよび前記外部書込アドレス信号を受け る第1のインタフェイス部と

前記外部書込データの数以上で、かつ、前記内部書込デ …タの数より少ない記憶容量を有し、前記書込モードに おいて前記第一のインタフェイス部から前記外部書込デ ータを受け取る。バッファメモリと、

前記書込モードにおいて、前記第1のインタフェイス部 から前記外部書込アドレス信号を受けて前記内部書込ア ドレス信号を発生し、前記バッファメモリから読出した。 前記外部書込データに前記メモリ領域のデータ書換が生 じない前記外部書込アドレス信号に対応するダミーデー タを加えて前記内部書込データを発生する第2のインタ 30 フェイス部とを含む、フラッシュメモリを搭載する記憶

【請求項2】 前記ダミーデータは、前記フラッシュメ モリがデータ消去された直後に保持するデータに対応す る値であり、

前記第2のインタフェイス部は、前記内部書込データに 含まれる前記データ長のデータを所定の順序で逐次出力

前記外部書込データは、前記所定の順序において前記外 部書込アドレス信号に対応する位置を先頭位置とする連 40 続する位置を占める、請求項1に記載のフラッシュメモ りを搭載する記憶装置。

【請求項3】 前記先頭位置は、前記外部書込アドレス 信号に応じて前記外部書込データに含まれるデータ数を 単位として前記所定の順序の第1番目を基準にして不連 続に決定される、請求項2に記載のフラッシュメモリを 搭載する記憶装置。

【請求項4】 前記内部書込データに含まれるデータ数 は、前記外部書込データに含まれるデータ数の整数倍で ある、請求項3に記載のフラッシュメモリを搭載する記 50 ファメモリに送出する、請求項1に記載のフラッシュメ

億装置.

【請求項5】 前記フラッシュメモリは、クロックに同 期して前記内部書込データを順次取込み、

>

前記第2のインタフェイス部は、

前記パッファメモリに対する読出制御信号を発生して前 記パッファメモリから前記外部書込データを受けて前記 内部書込データを発生し、前記外部書込アトレス信号か ら前記内部書込アドレス信号を発生する、データ転送制 御部を有し、

前記フラッシュメモリに前記内部書込データの書込が開 始されるときに、前記クロックのカウントを開始するカ

前記外部書込アドレス信号に含まれるオフセット信号と 前記カウンタのカウント値の上位から所定数ビットとが 一致した時に一致信号を出力する比較器と、

前記バッファメモリが前記クロックに同期して前記外部 書込データを出力するように前記一致信号に応じて読出 制御信号を前記バッファメモリに与えるゲート回路と、

前記一致信号が非活性化されている時は前記フラッシュ メモリの消去後の初期値に対応する値を前記フラッシュ メモリに与え、前記一致信号が活性化した時は前記バッ ファメモリから読出された前記外部書込データを前記フ ラッシュメモリに与える選択回路とを有する、請求項2 に記載のフラッシュメモリを搭載する記憶装置。

〔請求項6〕 前記記憶装置は、前記ホストシステムか ら外部読出アドレス信号を受けて前記ホストシステムに 外部読出データを出力する読出モードをさらに備え、

前記データ入出力部は、前記読出モード時に、前記外部 読出アドレス信号を受けて内部読出アドレス信号を発生 して前記フラッシュメモリに与え、前記フラッシュメモ リから読出される内部読出データの一部を選択して前記 外部読出データとして保持した後、前記ホストシステム に対して前記外部読出データを出力し、

前記第1のインタフェイス部は、前記読出モード時に、 前記ホストシステムから受けた前記外部読出アドレス信 号に応じた前記外部読出データを前記ホストシステムに 出力し

前記バッファメモリは、前記外部読出データの数以上 で、かつ、前記内部読出データの数より少ない記憶容量 を有し、前記読出モード時に、前記第1のインタフェイ ス部に対して保持していた前記外部読出データを出力

前記第2のインタフェイス部は、前記読出モード時に、 前記第1のインタフェイス部から前記外部読出アドレス 信号を受けて前記内部読出アドレス信号を発生して前記 フラッシュメモリに与えて前記フラッシュメモリから前 記内部読出データが含む複数のデータを読出し、前記内 部読出しデータの一部を前記外部読出データとしてバッ

モリを搭載する記憶装置。

【請求項7】 前記フラッシュメモリは、前記内部読出 アドレス信号に応じて前記内部読出データに含まれる前 記データ長のデータを所定の順序で逐次出力し、

前記外部読出データは、前記所定の順序において前記外 部読出アドレス信号に対応する位置を先頭位置とする連 続する位置を占める。請求項6に記載のフラッシュメモ りを搭載する記憶装置。

【請求項8】 前記先頭位置は、前記外部読出アドレス 単位として前記所定の順序の第1番目を基準にして不連 続に決定される、請求項? に記載のフラッシュメモリを 搭載する記憶装置。

【請求項9】 前記内部書込データに含まれるデータ数 は、前記外部書込データに含まれるデータ数の整数倍で ある、請求項8に記載のフラッシュメモリを搭載する記 憶装置。

【請求項10】 前記フラッシュメモリは、クロックに 同期して前記内部読出データを順次出力し、

前記第2のインタフェイス部は、

前記外部読出アドレス信号から前記内部読出アドレス信 号を発生し、前記内部読出データの一部を選択して前記 外部読出データとして前記パッファメモリが格納するよ うにバッファメモリへ書込制御信号を発生する、データ 転送制御部を有し、

前記データ転送制御部は、

前記フラッシュメモリから前記内部読出データの読出が 開始されるときに、前記クロックのカウントを開始する カウンタと

前記外部書込アドレス信号に含まれるオフセット信号と 前記カウンタのカウント値の上位から所定数ビットとが - 致した時に一致信号を出力する比較器と、

前記パッファメモリが前記クロックに同期して前記内部 読出データの一部を前記外部読出データとして格納する ように前記一致信号に応じて前記書込制御信号を前記バ ッファメモリに与えるゲート回路とを有する、請求項7 に記載のフラッシュメモリを搭載する記憶装置。

【請求項 】1 】 ホストシステムから外部アドレス信号 を受けて外部データを授受するデータ記憶を行う記憶装 置であって

前記外部アドレスに対応する内部主アドレスおよび内部 副アドレスを発生するデータ入出力部と、

データ消去時には所定数のデータを保持するメモリ領域 を最小単位とする一括消去が行われ。前記内部主アドレ スによって前記メモリ領域単位の選択が行われ、前記内 部副アドレスによって前記メモリ領域内のデータ授受開 始位置が指定され複数のデータを含む内部データを逐次 授受することが可能なフラッシュメモリとを備え、

前記メモリ領域の記憶容量は、前記外部データに含まれ るデータ数より大きく、

前記内部副アドレスは、前記外部書込データに含まれる データ数を単位として前記メモリ領域の先頭アドレスを 基準として不連続に発生される、フラッシュメモリを搭 載する記憶装置。

【請求項12】 前記データ入出力部は、

前記ホストシステムと前記フラッシュメモリとの間のタ イミング調整をするために前記外部データと前記内部デ ータとを一時的に保持する前記外部データに含まれるデ ータ数に対応する記憶容量を有するバッファメモリを含 信号に応じて前記外部読出データに含まれるデータ数を 10 む 請求項11に記載のフラッシュメモリを搭載する記 憶装置。

【発明の詳細な説明】

[00001]

【発明の属する技術分野】本発明は、記憶装置に関し、 より特定的には、フラッシュメモリを搭載する記憶装置 に関する。

[0002]

【従来の技術】近年、半導体製造技術の進歩に伴い、フ ラッシュメモリの記憶容量も大きくなってきている。こ 20 の大容量化に伴い、小型でかつ低消費電力である特性を 生かして特に携帯機器の分野においては記録メディアと してフラッシュメモリを搭載した記憶装置が使用される ようになってきた。

[0003]

【発明が解決しようとする課題】フラッシュメモリは、 不揮発性で、一括消去後再書込ができる半導体記憶装置 である。フラッシュメモリは、高密度に記憶素子を集積 し、かつ、高速にデータ授受をするため、セクタアドレ スを指定して一定量のデータをセクタ単位で読出、消 - 30 - 去、書込(プログラム)を一括して行う。フラッシュメ モリの大容量化に伴い、フラッシュメモリが一括してデ ータを読出す単位であるセクタ容量も増加する傾向にあ り、たとえば、256MピットのAND型フラッシュメ モリではこのセクタ容量は2048バイトになってい

【0004】一方、パーソナルコンピュータを初めとす る情報機器がハードディスクやメモリカード等の記憶装 置とデータ授受を行なう際の単位のデータ容量(本明細 書中では以降メディアセクタ容量と称する)は、たとえ 40 ば、標準的には512バイトであり、このメディアセク タ容量は特に増加する傾向は見られない。

【0005】とのような、セクタ構造を持ったフラッシ ュメモリを搭載する記憶装置では、フラッシュメモリの セクタデータを一時的に格納し、ホストシステムとのデ ータ転送を行なうためのタイミングおよび容量の調整を 行なうためのバッファメモリを記憶装置の内部に搭載す る必要がある。とのバッファメモリは通常SRAM(St atic Random Access Memory) 等が用いられる。

【0006】ホストシステムとのデータ転送の容量、す 50 なわちメディアセクタ容量が、フラッシュメモリのセク

タ容量よりも小容量である場合でも、 バッファメモリの 容量は、フラッシュメモリのセクタ容量と同容量もしく はそれ以上の容量にする必要があった。

【0007】しかしながら、フラッシュメモリのセクタ 容量が年々大容量化しつつあり、このような場合には、 バッファメモリとして大容量のSRAMを搭載する必要 があり、コスト的にデメリットが生じていた。

【0.0.0.8】本発明は、このような問題点を解決するよ うになされたもので、その目的は、メディアセクタ容量 に相当する小容量のバッファメモリを搭載することを可 10 能にし、コストダウンを図ったフラッシュメモリを搭載 する記憶装置を提供することである。

[0009]

【課題を解決するための手段】請求項1に記載のフラッ シェメモリを搭載する記憶装置は、ホストシステムから 外部書込アドレス信号と外部書込データとを受けてデー **タ記憶を行う書込モードを備える記憶装置であって。デ** ータ消去時には所定数のデータを保持するメモリ領域を 最小単位とする一括消去が行われ、所定数のデータ長を モリを備え、フラッシュメモリは、書込モードにおい て、内部書込アドレス信号を受けて、内部書込データに **含まれる複数のデータを取込み保持し、書込モードにお** いて、外部書込アドレス信号を受けて内部書込アドレス 信号を発生し、外部書込データを受けて保持して外部書 込データと外部書込アドレス信号とに基づいて内部書込 データを出力するデータ入出力部をさらに備え、データ 入出力部は、書込モードにおいて、ホストシステムから 外部書込データおよび外部書込アドレス信号を受ける第 1のインタフェイス部と、外部書込データの数以上で、 かつ、内部書込データの数より少ない記憶容量を有し、 書込モードにおいて第1のインタフェイス部から外部書 込データを受け取る、バッファメモリと、書込モードに おいて、第1のインタフェイス部から外部書込アドレス 信号を受けて内部書込アドレス信号を発生し、バッファ メモリから読出した外部書込データにメモリ領域のデー タ書換か住しない外部書込アドレス信号に対応するダミ ーデータを加えて内部書込データを発生する第2のイン タフェイス部とを含む。

する記憶装置は、請求項1に記載のフラッシュメモリを 搭載する記憶装置の構成において、ダミーデータは、フ ラッシュメモリがデータ消去された直後に保持するデー タに対応する値であり、第2のインタフェイス部は、内 部書込データに含まれるデータ長のデータを所定の順序 で逐次出力し、外部書込データは、所定の順序において 外部書込アドレス信号に対応する位置を先頭位置とする 連続する位置を占める。

【CO11】請求項3に記載のフラッシュメモリを搭載

シュメモリを搭載する記憶装置の構成において、外部書 込アドレス信号に応じて外部書込データに含まれるデー タ数を単位として所定の順序の第1番目を基準にして不 連続に決定される。

6

【0012】請求項4に記載のフラッシュメモリを搭載 する記憶装置は、請求項3に記載のフラッシュメモリを 搭載する記憶装置の構成において、内部書込テータに含 まれるデータ数は、外部書込データに含まれるデータ数 の整数倍である。

〔0013〕請求項5に記載のフラッシュメモリを搭載 する記憶装置は、請求項2に記載のフラッシュメモリを 搭載する記憶装置の構成に加えて、フラッシュメモリ は、クロックに同期して内部書込データを順次取込み、 第2のインタフェイス部は、バッファメモリに対する読 出制御信号を発生してバッファメモリから外部書込デー タを受けて内部書込データを発生し、外部書込アドレス 信号から内部書込アドレス信号を発生する。データ転送 制御部を有し、データ転送制御部は、フラッシュメモリ に内部書込データの書込が開始されるときに、クロック 単位として複数のデータの書込がなされるフラッシュメー2C のカウントを開始するカウンタと、外部書込アドレス信 号に含まれるオフセット信号とカウンタのカウント値の 上位から所定数ピットとが一致した時に一致信号を出力 する比較器と、バッファメモリがクロックに同期して外 部書込データを出力するように一致信号に応じて読出制 御信号をバッファメモリに与えるゲート回路と、一致信 号が非活性化されている時はフラッシュメモリの消去後 の初期値に対応する値をフラッシュメモリに与え、一致 信号が活性化した時はバッファメモリから読出された外 部書込データをフラッシュメモリに与える選択回路とを ic 有する。

【0014】請求項6に記載のフラッシュメモリを搭載 する記憶装置は、請求項1に記載のフラッシュメモリを 搭載する記憶装置の構成に加えて、ホストシステムから 外部読出アドレス信号を受けてホストシステムに外部読 出データを出力する読出モードをさらに備え、データ入 出力部は、読出モード時に、外部読出アドレス信号を受 けて内部読出アドレス信号を発生してフラッシュメモリ に与え、フラッシュメモリから読出される内部読出デー タの一部を選択して外部読出データとして保持した後、 【0010】請求項2に記載のフラッシュメモリを搭載 40 ホストシステムに対して外部読出データを出力し、第1 のインタフェイス部は、読出モード時に、ホストシステ ムから受けた外部読出アドレス信号に応じた外部読出デ ータをホストシステムに出力し、バッファメモリは、外 部読出データの数以上で、かつ、内部読出データの数よ り少ない記憶容量を有し、読出モード時に、第1のイン タフェイス部に対して保持していた外部読出データを出 力し、第2のインタフェイス部は、読出モード時に、第 1のインタフェイス部から外部読出アドレス信号を受け て内部読出アドレス信号を発生してフラッシュメモリに する記憶装置は、先頭位置は、請求項2に記載のフラッ(50)与えてフラッシュメモリから内部読出データが含む複数(のデータを読出し、内部読出しデータの一部を外部読出 データとしてバッファメモリに送出する。

(0015)請求項でに記載のフラッシュメモリを搭載する記憶装置は、請求項6に記載のフラッシュメモリを搭載する記憶装置の構成に加えて、フラッシュメモリは、内部読出アドレス信号に応じて内部読出データに含まれるデータ長のデータを所定の順序で逐次出力し、外部読出データは、所定の順序において外部読出アドレス信号に対応する位置を先頭位置とする連続する位置を占める。

(0016)請求項8に記載のフラッシュメモリを搭載する記憶装置は、請求項7に記載のフラッシュメモリを搭載する記憶装置の構成において、先頭位置は、外部読出アドレス信号に応じて外部読出データに含まれるデータ数を単位として所定の順序の第1番目を基準にして不連続に決定される。

〔0017〕請求項§に記載のフラッシュメモリを搭載する記憶装置は、請求項8に記載のフラッシュメモリを搭載する記憶装置の構成において、内部書込データに含まれるデータ数(外部書込データに含まれるデータ数)20の整数倍である。

【0018】請求項10に記載のフラッシュメモリを搭 載する記憶装置は、請水項7に記載のフラッシュメモリ を搭載する記憶装置の構成に加えて フラッシュメモリ は、クロックに同期して内部読出データを順次出力し、 第2のインタフェイス部は、外部読出アドレス信号から 内部読出アドレス信号を発生し、内部読出データの一部 を選択して外部読出データとしてバッファメモリが格納 するようにバッファメモリへ書込制御信号を発生する、 テータ転送制御部を有し、データ転送制御部は、フラッ シュメモリから内部読出データの読出が開始されるとき に、クロックのカウントを開始するカウンタと、外部書 込アドレス信号に含まれるオフセット信号とカウンタの カウント値の上位から所定数ピットとが一致した時に一 致信号を出力する比較器と、バッファメモリがクロック に同期して内部読出データの一部を外部読出データとし て格納するように一致信号に応じて書込制御信号をバッ ファメモリに与えるゲート回路とを有する。

【0019】請求項11に記載のフラッシュメモリを搭載する記憶装置は、ホストシステムから外部アドレス信 40 号を受けて外部データを授受するデータ記憶を行う記憶装置であって、外部アドレスに対応する内部主アドレスおよび内部副アドレスを発生するデータ人出力部と、データ消去時には所定数のデータを保持するメモリ領域を最小単位とする一括消去が行われ、内部主アドレスによってメモリ領域単位の選択が行われ、内部副アドレスによってメモリ領域中位の選択が行われ、内部副アドレスによってメモリ領域中のデータを逐次授受することが可能数のデータを含む内部データを逐次授受することが可能なフラッシュメモリとを備え、メモリ領域の記憶容量

アドレスは、外部書込データに含まれるデータ数を単位 としてメモリ領域の先頭アドレスを基準として不連続に 発生される。

【0020】請求項12に記載のフラッシュメモリを搭載する記憶装置は、請求項11に記載のフラッシュメモリを搭載する記憶装置の構成に加えて、データ入出力部は、ホストシステムとフラッシュメモリとの間のタイミング調整をするために外部データと内部データとを一時的に保持する外部データに含まれるデータ数に対応する10 記憶容量を有するバッファメモリを含む。

[0021]

【発明の実施の形態】以下図面を参照しつつ、本発明の 実施の形態について詳しく説明する。なお、図中同一符 号は、同一または相当部分を示す。

【0022】 [実施の形態1]図1は、フラッシュメモリを搭載した記憶装置1の概略構成を示すブロック図である。

[0023]図1を参照して、記憶装置1は、ホストシステム12と記憶する外部データの授受を行なうためのものであり、ホストシステムからメディアアドレスを受けてアドレス変換を行い、ホストシステムの間で外部データを授受するためにデータ変換を行うデータ入出力部 9 と、データ入出力部 9 が変換したアドレス信号に応じてデータ授受を行うフラッシュメモリ10 とを含む。データ入出力部 9 はフラッシュメモリ10が入出力するデータと外部データとの間のデータの変換を行う。

【0024】データ入出力部9は、ホストシステムとデータ転送を行なうホストインタフェイス部2と、ホストインタフェイス部2と、ホストインタフェイス部2がホストシステム12とデータ転送を行なうためにフラッシュメモリのセクタデータの一部を一時的に格納する512バイトの容量を持つパッファメモリ4と、ホストインタフェイス部2からの指令に応じてパッファメモリ4とフラッシュメモリとのデータ授受のコントロールを行なうフラッシュインタフェイス部7と、記憶装置1が記憶すべきデータを保持する半導体装置であるフラッシュメモリ10とを含む。

【0025】フラッシュインタフェイス部7は、フラッシュメモリの仕様にあわせたシーケンスで、読出や書込等の動作を設定するコマンドや、読出や書込時にメモリ領域を指定するためのアドレスをフラッシュメモリに送出するシーケンサ部6と、ホストシステム12から与えられたメディアセクタアドレスからフラッシュメモリのセクタアドレスおよびカラムアドレスオフセットを生成するデータ転送制御部8とを含む。

【0026】フラッシュメモリ10は、各々が2048 バイトの容量を持つ複数のセクタを有する。フラッシュ メモリ10は、セクタアドレスが指定されると、指定さ れたセクタに記憶されている2048バイトのデータを シリアルに出力することができる。

は、外部データに含まれるデータ数より大きく、内部副 50 【0027】図2は、実施の形態1におけるフラッシュ

(6)

メモリとハッファメモリとのアドレスの対応関係を示す メモリマップである。

【0028】図2を参照して、メディアセクタ容量、す なわち記憶装置1が一括してデータ授受を行なうセクタ 容量が512パイト、フラッシュメモリ10の1セクタ が2048パイトである場合のメモリアップであり、フ デョシュメモリ10の1/4セクタをメディアセクタと して割当てている。

【0029】たとえば、メディアセクタアドレス0h. は、フラッシュセクタアドレス() nのフラッシュカラム 10 【0038】ステップS02において、読出要求が行な アトレスOh~1FFhに相当する。メディアセクタア ドレス 1 h は、フラッシュセクタアドレス C h のフラッ シュカラムアドレス200h~3FFhに相当する。同 様に、メディアセクタアドレス2hは、フラッシュセク タアドレスOhのフラッシュカラムアドレス400h~ 5FFhに相当する。メディアセクタアドレス3hは、 フラッシュセクタアドレスOhのフラッシュカラムアド レス600h~7FFhに相当する。つまり、各フラッ シュセクタアドレスはそれぞれ4分割され、メディアセ クタアドレスに割当てられている。

【0030】図3は、メディアセクタアドレスをフラッ シュセクタアドレスとカラムアドレスオフセット生成ビ ットとに変換する説明をするための図である。

【0031】図3を参照して、メディアセクタアドレス MA 15~MA 0の上位14ピットは、フラッシュセク タアドレスSA13~SA0として使用される。また、 メディアセクタアドレスのうち下位2ビットであるMA 1、MAOは、カラムアドレスオフセット生成ビットC 1. 00として使用され、このカラムアドレスオフセッ ムアドレスオフセットを発生する。

【0032】図4は、スタートフラッシュカラムアドレ スオフセットとメディアセクタアトレスの下位2ピット との関係を示す図である。

【3033】図4を参照して、MAI、MA0がともに ①であるときは、スタートフラッシュカラムアドレスオ フセットは0hに設定され、メディアセクタ容量である 512バイトのデータの授受がバッファメモリとフラッ シュメモリとの間で行なわれる。

[0034] MAI, MAOがそれぞれ、0、1である 40 ときは、スタートフラッシュカラムアドレスオフセット は200hに設定され、バッファメモリとフラッシュメ モリとの間のデータ授受が行なわれる。

【0035】MA1、MA0がそれぞれ1、0の場合に は、スタートフラッシュカラムアドレスオフセットは4 00 hに設定され、バッファメモリとフラッシュメモリ との間でデータ投受が行なわれる。

【0036】MA1、MA0がともに1であるときは、 スタートフラッシュカラムアドレスオフセットは600 hに設定され、バッファメモリとフラッシュメモリとの SC ードが行なわれ2048バイトのデータが順次フラッシ

間のデータ授受が行なわれる。

【0037】図5は、実施の形態1の記憶装置の処理の メインフローを示す図である。図5を参照して、ステッ プS01は、ホストシステムからの要求待ちのステップ である。続いて、ステップS02において、読出の要求 があったか否かが判断される。読出要求があった場合に は、ステップS04に移り、読出処理が行なわれる。読 出処理が完了すると、再び、ステップS01に戻りホス トシステムからの要求待ち状態となる。

10

われていない場合には、ステップS03に進む。ステッ プS03では、ホストシステムから書込要求が行なわれ ていないかどうかが判断される。書込要求があった場合 には、ステップS05に進み、書込処理が行なわれる。 書込処理が完了すると、再び、ステップS01に進みホ ストシステムからの要求待ち状態となる。

【0039】ステップ03において、書込要求が行なわ れなかった場合には、再び、ステップSOIに戻り、ホ ストシステムからの要求待ち状態となる。

【0040】図6は、図5に示したステップ804の読 出処理の詳細を示すフローチャートである。

【0041】図6を参照して、ステップS11におい て、読出が開始される。次いで、ステップS12におい て、メディアセクタアドレスがホストシステムから受信 される。続いて、受信したメディアセクタアドレスをも とにアドレス変換が行なわれ、図4で示したスタートフ ラッシュカラムアドレスオフセットの値が生成される。 【0042】続いてステップS14において、フラッシ エメモリからセクタ読出が行なわれる。そして読出され 上生成ピットから後に説明するスタートフラッシュカラ 3C たデータは、ステップS15において、オフセット値に 基づきバッファメモリに書込まれる。続いてステップS 16において、ホストシステムに割込み信号を送出し、 ステップS17において、バッファメモリに書込まれた データをホストシステムに対して読出データとして送出 する。そしてステップS18において、読出が終了す

> 〔0043〕図7は、図6に示した読出処理の各ステッ ブが記憶装置内のどのブロックで実施されているかを示

[0044]図7を参照して、まずホストシステムから コントローラやバッファメモリに対してメディアセクタ アドレスの読出要求が発信される。コントローラという のは、図1におけるホストインタフェイス部2およびフ ラッシュインタフェイスシーケンサ部6に該当する。

【0045】とれを受けて、コントローラではメディア セクタアドレスからフラッシュメモリのセクタアドレス SAとオフセット値の生成がされる。そして、フラッシ ュメモリに対してリードコマンドとセクタアドレスSA が発信される。応じて、フラッシュメモリではセクタリ

ュインタフェイスデータ出力としてコントローラに送出 される。これを受けてコントローラではメディアセクタ アドレスに基づくオフセットに対応する512バイトの データを抜き出してバッファメモリへと転送する。

【0046】そしてパッファメモリへのデータの格納が 終了すると。コントローラはホストシステムに対してメ ティアセクタアドレスのデータ読出要求を行ないまスト システムは割込みを受付ける。続いて、コントローラは バッファメモリからデータを出力しこれによりメディア が終了する。

【0047】図8は、図5に示したステップS05にお ける書込処理の詳細を示すフローチャートである。

【0048】図8を参照して、まず、ステップS21に おいて書込が開始される。続いて、ステップS22にお いてホストシステムから発信されたメディアセクタアド レスが受信される。

【2049】続いて、ステップS23において、記憶装 置がホストシステムに対してデータを要求する。そし て、ステップS24において、記憶装置がホストシステー20 われても、保持データは変化しない。 ムからデータを受信する。このデータはステップS25 において、バッファメモリに書込まれる。

【0050】そして、ステップS26において、ステッ ブS22で受信したメディアセクタアドレスからオフセ ット値の生成がされる。その後、ステップS27におい てフラッシュメモリに対するプログラムコマンドの設定 がされる。続いて、ステップS28において、バッファ メモリからのデータを初期値データと合成し所定のタイ ミングでフラッシュメモリに書込が行なわれる。

丁する。図9は、図8に示した書込処理の各ステップが ホストシステムとコントローラおよびバッファメモリと フラッシュメモリとの間でどのように行なわれるかを示 す図である。

【10052】図9を参照して、まずホストシステムから メディアセクタアドレスの書込要求がコントローラに向 けて発信される。続いて、コントローラはこれを受けて メディアセクタアドレスへのデータ書込要求をホストシ ステムに対して行なう。応じてホストシステムはメディ データはコントローラを経由してバッファメモリに入力 される。

【0053】続いて、コントローラでは受信していたメ ディアセクタアドレスからフラッシュメモリのセクタア ドレスおよびオフセット値の生成がされる。そして、フ ラッシュメモリに対するプログラムコマンドおよびセク タアドレスの発信がされる。

【0054】これを受けて、フラッシュメモリはデータ 書込可能状態となる。そして、コントローラからの所定 12

づいて格納されていた512パイトのデータが転送され る。フラッシュメモリへの書込データが転送されている 期間のうち、バッファメモリに格納されていたデータが、 転送される期間以外の書込データとしては"FFh"が 転送される。フラッシュメモリへバッファメモリのデー タを含む書込データが入力されると、その後、所定のウ エイト時間経過後書込が終了する。

【0055】ここで、書込みデータ"FFh"について 説明する。フラッシュメモリの各メモリセルは、プロー セクタアドレスのデータ読出が行なわれる。そして読出。10 ティングゲートを有するMOSトランジスタで構成され ている。各メモリセルはMOSトランジスタのしきい値 電圧の状態でデータ"1"、"0"を保持している。-般に、メモリセルの消去直後の状態は、保持データ

> "」"に対応する。データ"0"の書込動作がされると しきい値電圧が変化し、変化後のしきい値電圧を有する メモリセルの状態が保持データ"0"に対応する。一 方、データ"1"の書込動作ではしきい値電圧は変化し ない。このため、初期状態としてデータ"0"を保持し ているメモリセルに対してデータ "1" の書込動作が行

> [0056] つまり、通常は、メモリセルデータの消去 が行なわれてからデータの書込が行なわれるが、実施の 形態1では、消去動作を行わずデータとして"FFh" を書込む。"FFh"はビットがすべて"1"の1バイ トのデータであるため、フラッシュメモリは書込む直前 のデータを保持するのである。

[0057]図10は、図1に示したデータ転送制御部 8の詳細を示すブロック図である。図10を参照して、 データ転送制御部8は、記憶装置内部で生成されるリー 【0051】そして、ステップS29において書込が終 30 ドセクタイネーブル信号RSE#をクロック信号SCの 立上がりに同期してラッチするフリップフロップ22 と、フリップフロップ22の出力と記憶装置内部で生成 されるライトセクタイネーブル信号WSE#との論理和 をリセット信号RSTとして出力するAND回路24 と、リセット信号RSTによってリセットされその後ク ロック信号SCの立上がりに応答してカウントアップを 開始するSCカウンタ26と、ホストシステムより16 ビットのメディアセクタアドレスをラッテして上位14 ビットをシーケンサ部6ヘセクタアドレスSAO~SA アセクタアドレスに対するデータの書込を行なう。この 40 15として出力するメディアセクタアドレスラッチ部3 0と、SCカウンタ26の出力である11ビットの計数 値のうち上位2ピットとメディアセクタアドレスラッチ 部30がラッチしたメディアセクタアドレスの下位2ビ ットとを比較する比較器32とを含む。

> 【0058】比較器32は、SCカウンタ26からの2 ピットのデータとメディアセクタアドレスラッチ部30 からの2 ビットのデータとが一致したときにしレベルと なる比較結果信号をCMPを出力する。

【0059】データ転送制御部8は、さらに、フリップ の信号に基づきバッファメモリからはオフセット値に基 50 フコップ22の出力とクロック信号SCと結果信号CM Tとを受けてライトイネーブル信号/WE まを出力する ゲート回路28と、バッファメモリ4からの出力と固定 データ "FFh" とを受けて比較結果信号CMPに応じ でブラッシュメモリに対して出力するセレクタ34とを 含む。セレクタ34は、比較信号CMPがLのときはバ ・ファメモリからの出力をフラッシュメモリに対して出 カし、比較信号CMPがHのときは固定データ "FF h"をフラッシュメモリに対して出力する。

【0060】尚、説明の便宜のため 図10にはパップ こガウンタ26の11ビットの計数値のうちの下位9ピー ットをアドレス信号ADRとして受け、ライトセクタイ ネーブル信号WSE#をアウトブットイネーブル信号/ ○ E # として受け、ゲート回路28の出力をライトイネ ーブル信号/WE#として受けこれらに応答してフラッ シュメモリからのデータ人力DIを受けて保持し また はセレクタ34を介してフラッシュメモリへデータ出力 DOを送出する。

【0061】図11は、フラッシュメモリからバッファ メモリへのデータ転送の様子を示すタイミング図であ

【0062】図11を参照して、時刻も1からクロック 信号SCに応じてデータ信号DATAがフラッシュメモ りから読出される。この読出は、セクタ単位で行なわれ るため、通常は2048データが連続して以後読出され

【0063】ここで、ホストシステムから指定されたメ ディアセクタアドレスのうち最下位の2ビットである。 (MA1、MA0)が(0,1)のときには時刻t1~ 18においては、フラッシュメモリから読出されたデー 30 はパッファメモリへは書込まれない。 タはバッファメモリへは転送されない。

【0064】そして、時刻t2~t3において、カラム アドレス200h~3FFhに相当するデータがフラッ シュメモリから読出されている間は、これらのデータは バッファメモリへと転送されて保持される。この保持さ れるデータは、フラッシュメモリから読出されるセクタ 容量2048バイトのうちの512バイトであり、セク タ容量の4分の1である。

【0065】時刻t3以降は、カラムアドレス400h 以降のデータが順次読出されるが、これらはバッファメー40 ラッシュメモリはこの初期値データを書込む動作を行な モリへは保持されることはない。

【0066】図12は、図11に示したバッファメモリ へのデータ書込の動作をより詳細に示した動作波形図で ある。

【0 C 6 7】図 1 0、図 L 2を参照して、時刻 t 0 にお いて、ホストシステムから読出要求が行なわれたことに 応じて、リードセクタイネーブル信号RSE#がHレベ ルからしレベルへと立下がる。続いて、時刻も1におい てリセット信号RSTがHレベルからLレベルへと立下 かり、SCカウンタ26のリセットが解除される。以

14

降、時刻し1~12において、クロック信号SCの入力 に応じてSCカウンタ26は11ビットのカウント値を Ohから1FFhまでカウントアップする。カウント値 の下位9ビットであるバッファメモリに入力されるアド レス信号ADRは、同様にOhから1FFhまで変化す る。このとき、比較器32に入力されるカウント値の上 位2ビットは(0.0)であり、メディアセクタアトレ スラッチ部30からの2ビットの入力は(0,1)であ るため、比較結果信号CMPは不一致を示すIIレベルで γ メモリ4 が記載されている。バッファメモリ4 は、S=10 ある。そのため、データ人力信号D T の内容 $oldsymbol{u}_{i}$ 時刻 γ ~~t2においては、バッファメモリ4に書込まれるこ とはない。

> 【0068】時刻 t 2 において、SCカウンタ26のカ ウント値が200hになり、カウント値の上位2ビット がメディアセクタアドレスラッチ部30から入力される 2ビットの信号と一致する。応じて、比較結果信号CM PがHからLレベルへと立下がる。すなわち、そして、 比較結果信号CMPは、カウント値が200h~3FF hである間Lレベルとなる。との比較結果信号CMPの 20 変化に応じて、ゲート回路28がクロック信号SCをラ ノトイネーブル信号/WE#としてバッファメモリに対 して出力する。バッファメモリ4は、ライトイネーブル 信号/WE #が入力されるため、ライトイネーブル信号 **/WE**‡の立上がりエッジにおけるスドレス信号ADR が示すアドレスにデータ入力であるデータ〇h~データ 1FFhが書込まれる。

【0069】時刻も3以降においては、SCカウンタ2 6のカウント値が400h以上となるため、比較結果信 号CMPは再びHレベルになり、以降入力されるデータ

【0070】図13は、バッファメモリからフラッシュ メモリへのデータ転送の様子を示すタイミング図であ る。

【0071】図13を参照して、メディアセクタアドレ ス (MA1, MA0) が (0, 1) のときには、時刻 t 1~12において、フラッシュメモリのカラムアドレス Oh~1FFhには、ダミーデータである "FFh" が **書込まれる。**とのダミーデータは、フラッシュメモリの 消去直後の初期値に対応するデータであり、一般に、フ っても既に内部に保持されているデータが破壊されると とはない。

[0072] したがって、実施の形態1の記憶装置は、 --括消去され、その後逐次データを追加していくような 用途、例えば、デジタルカメラの画像の一時保存や、携 帯型デジタルオーディオ機器の音響信号の保存等に好適 に用いられる。

【0073】時刻t2~t3において、フラッシュメモ リのカラムアドレス200h~3FFhには、バッファ 50 メモリからデータが順次書込まれる。このデータはフラ

15 ッシュメモリのセクタ容量の1/4に相当する512パ イトのデータである。

【1074】時刻13以降は、時刻11~12と同様 に、ダミーデータである "FFh" が書込まれる。

【①075】図14は、図13に示したバッファメモリ からフラッシュメモリベのデータ転送の様子をさらに詳 しく説明するための動作波形図である。

【0076】図10、図14を参照して、時刻もCにお いて ホストシステムからの書込要求に応じてライトセ と立下がる。応じて、リセット信号RSTがHレベルか らしレベルへと立下がり、SCカウンタ26のリセット が解除される。また、バッファメモリのアウトブットイ ネーブル入力信号/OEコはHレベルからしレベルへと 立下がり、バッファメモリ4は、アクセス可能な状態と なる。

【0077】時刻t1~t2において、クロック信号S Cの立上がりに同期して、セレクタ34が出力するデー タ出力信号がフラッシュメモリへ書込まれる。そのとき ンタ26によってカウントアップされる。時刻t1~t 2においてはメディアセクタアドレス (MA1, MA 0) がSCカウンタ26の上位2ピットと一致しないの て、データ出力信号DOはセレクタ34の"1"側の入 カノードに入力されている固定データ "FFh" であ

【0078】時刻t2において、カウント値の変化に従 って、比較結果信号CMPはHレベルからLレベルへと 立下がり、アドレス信号ADRに指定されるアドレスの を介してデータ出力信号DOとしてフラッシュメモリへ と転送される。以降時刻13に至るまでの間バッファメ モリからフラッシュメモリへとデータ転送が行なわれ

(0079) データOh~データ LFF hの512バイ トのデータの転送が終了すると、時刻 t 3 において、カ ウント値の変化に従い比較結果信号CMPがLレベルか ら且レベルへと立上がるため、再びデータ出力信号はセ レクタ34の"1"側の入力ノードに入力されている固 定値"FFh"となる。

【0080】以上説明したように、実施の形態1の記憶 装置は、一括消去され、その後逐次データを追加してい くような用途、例えば、デジタルカメラの画像の一時保 存や、携帯型デジタルオーディオ機器の音響信号の保存 等に好適に用いられる。

【0081】そして、使用するフラッシュメモリの1セ クタの容量よりもホストシステムとのデータ転送の単位 容量であるメディアセクタ容量が小さい場合に、一時的 なデータ格納を行なうバッファメモリの容量をメディア

ードウェアを構成する上でコスト的に有利な記憶装置を 提供することができる。

[0082] [実施の形態2]図15は、実施の形態2 の記憶装置51の概略構成を示すプロック図である。

[0083] 図15を参照して、記憶装置51は、ホス トシステム 12 と記憶する外部データの授受を行なうた めのものであり、ホストシステムからメディアアドレス を受けてアドレス変換を行い、ホストシステムの間で外 部データを授受するためにデータ変換を行うデータ入出 クタイネーブル信号W S E #がHレベルからしレベルペー 10~力部59と、データ入出力部59が変換したアドレス信 号に応じてデータ授受を行うフラッシュメモリ60とを 含む。データ入出力部59はフラッシュメモリ60が入 出力するデータと外部データとの間のデータの変換を行 Z) .

〔0084〕データ入出力部59は、ホストシステム1 ことデータ転送を行なうホストインタフェイス部52 と、ホストインタフェイス部52がホストシステム12 とデータ転送を行なうために記憶データを一時的に格納 する512パイトの容量を持つバッファメモリ54と. の書込カラムアドレスに対応するカウント値がSCカウ 20 ホストインタフェイス部52からの指令に応じてバッフ ァメモリ54とフラッシュメモリ60とのデータ授受の コントロールを行なうフラッシュインタフェイス部57 とを含む。

【0085】フラッシュインタフェイス部57は、フラ ッシュメモリの仕様にあわせたシーケンスで、読出や書 込等の動作を設定するコマンドや、読出や書込時にメモ り領域を指定するためのアドレスをフラッシュメモリに 送出するシーケンサ部56と、ホストシステム12から 与えられたメディアセクタアドレスからフラッシュメモ データはバッファメモリ4から読出され、セレクタ34~30~りのセクタアドレスとセクタアドレスで指定されたカラ ムの読出開始位置を指定するスタートカラムアドレスと を生成するカラムアドレス制御部58とを含む、

> 【0086】図15において、フラッシュメモリ60 は、データのリードおよびプログラムをセクタの任意の カラムアドレスから読出および書込開始をすることがで きる分割リード/プログラム機能を有する。

[0087] フラッシュメモリ60は、各々が2048 バイトの容量を持つ複数のセクタを有する。フラッシュ メモリは、セクタアドレスが指定されると、指定された 4C セクタ容量分だけのデータをクロック信号に同期してシ リアルに出力することができる。そして、スタートカラ ムアドレスがさらに指定されると、指定されたセクタの カラムアドレスに該当するデータからセクタの最終アド レスに該当するデータまでをクロック信号に同期してシ リアルに出力することができる。

【0088】図16は、実施の形態2におけるフラッシ ュメモリとバッファメモリとの対応関係を示すメモリマ

【0089】図16に示されるメモリマップは、図2に セクタ容量に台わせて小さくすることができるため、ハー50 示した実施の形態】に用いられるメモリマップと同様の 割付を示しているため説明は繰返さない。

【0090】図17は、メディアセクタアドレスがフラ ッシュセクタアドレスとスタートカラムアドレスとに変 換されることを説明するための図である。

【0091】図17を参照して、メディアセクタアドレ スMA15~MA0の上位14ビットは、フラッシュセ グタアドレスSA13~SA0として使用される。ま た。メディアセクタアドレスのうち下位2ビットである MA1、MA0は、スタートカラムアドレスのうちぞれ それCA10、CA9として使用される。また、スター ac りからデータが出力される。 トカラムアドレスの他のビットであるCAII、CA8 ~CAOはすべて"Oh"に設定される。

【0092】図18は、フラッシュメモリのスタートカ ラムアドレスとメディアセクタアドレスの下位2ビット との関係を示す図である。

【0093】図18を参照して、MA1、MA0がとも に () であるときは、スタートカラムアドレスは () hに設 定され、MAI、MAOがそれぞれO、1であるとき は、スタートカラムアドレスは200hに設定される。 きは、スタートカラムアドレスは400hに設定され、 MA1、MA0がともに1であるときは、スタートカラ ムアドレスは600hに設定される。このアドレス変換 は図15のカラムアドレス制御部58で行われるが、図 18に対応する配線の接続をするだけで容易に実現でき

【CO95】図19は、スタートカラムアドレスの説明 をするための概念図である。図19を参照して、1セク タが2048パイトであるときは、フラッシュセクタア か存在する。スタートカラムアドレスCAを設定する と、設定したフラッシュセクタアドレスSA中のスター トカラムアドレスに対応するカラムのデータからクロッ ク信号に同期して読出が開始される。

【0096】図20は、分割リード/ブログラム機能を 有するフラッシュメモリからデータを読出す際のコマン 下設定とアドレス設定とを説明するための動作波形図で ある。

【0097】図20を参照して、時刻も!において、コ きに、ライトイネーブル信号/WE #の立上がりが検出 されると、そのタイミングにおいて、リードコマンドが フラッシュメモリに取込まれる。

【0098】時刻も2において、ライトイネーブル信号 **ノWE#の立上がりエッジにおいて、セクタアドレスの** 下位8ビットであるSA(1)が取込まれる。次いで時 刻t3において、ライトイネーブル信号/WE#の立上 かりエッジにおいて、セクタアドレスの上位6ビットで あるSA(2)がフラッシュメモリに取込まれる。

【0099】次いで、時刻t4において、ライトイネー 50 【0109】図23を参照して、ステップS111にお

18

ブル信号/WE #の立上がりエッジでスタートカラムア ドレスCAの下位8ピットであるCA(1)がフラッシ コメモリに取込まれる。続いて、時刻もるにおいて、ラ イトイネーブル信号/WE #の立上がりエッジでスター トカラムアドレスの上位4 ピットであるCA(2)が取 込まれる。

【0100】時刻t6以降は、クロック信号SCに同期 してアドレス/データ入出力端子から指定されたスター トカラムアドレスのデータを先頭にしてフラッシュメモ

【0101】図21は、実施の形態2においてフラッシ ュメモリにデータを書込む人力波形を示す図である。

【0102】図21を参照して、時刻11において、コ マンドデータイネーブル入力/CDE#がLレベルのと きに、ライトイネーブル信号/WE#の立上がりエッジ が検出されると、プログラムコマンドがフラッシュメモ りに読込まれる。

【01C3】続いて、時刻t2において、ライトイネー ブル信号/WE #の立上がりエッジでセクタアドレスの 【0 0 9 4】 MA 1、 MA 0 がそれぞれ 1、 0 であると 20 下位 8 ピットであるSA(1)がフラッシュメモリに取 込まれる。続いて、時刻も3において、ライトイネーブ ル管号/WE#の立上がりエッジでセクタアドレスの上 位6ビットであるSA(2)がフラッシュメモリに取込 まれる。

【0104】時刻t4において、ライトイネーブル信号 /WE‡の立上がりエッジでスタートカラムアドレスの 下位8ピットであるCA(1)がフラッシュメモリに取 込まれる。続いて、時刻も5において、ライトイネーブ ル信号/WE#の立上がりエッジでスタートカラムアド ドレスSAに対応してOh~7FFhのカラムアドレス 3C レスの上位 4 ビットであるCA(2)がフラッシュメモ りに取込まれる。以上でアドレス設定が終了する。

> [O1C5]時刻tS以降は、設定されたセクタアドレ スのスタートカラムアドレスに対応するデータを先頭と してクロック信号SCに同期してシリアルにデータ入力 がされ対応するアドレスにデータが書込まれる。

> 【0106】図20、図21で示したフラッシュメモリ に対するコマンドやアドレス信号を与える制御は、図1 5におけるフラッシュインタフェイスシーケンサ部56

マンドデータイネーブル信号/CDE#がLレベルのと 40 【0107】図22は、実施の形態2の記憶装置の処理 のメインフローを示す図である。図22を参照して、実 施の形態2の記憶装置の処理のメインフローは、図5に 示した実施の形態1の読出処理ステップS04に代えて ステップS104を含み、書込処理ステップS05に代 えてステップS105を含む点が図5で示したフローと 異なる。他の部分は図5で示したフローと同様であるの で説明は繰返さない。

> 【0108】図23は、図22に示したステップS10 4の読出処理の詳細を示すフローチャートである。

いて、読出が開始される。次にで、ステップSII2に おいて、メディアセクタアドレスがホストシステムから 受信される。続いて、ステップS113において、受信 したメディアセクタアドレスを変換してフラッシュメモ りのセクタアドレスSAおよびスタートカラムアドレス CAか発生される。続いて、ステップSII4におい て、フラッシュメモリの分割リードコマンドが設定され セクタアドレスSAおよびスタートカラムアドレスCA も指定される。そして、ステップS115において、デ に書込まれる。

【0110】バッファメモリへの書込が終了すると、ス テップS116においてホストシステムに対して割込信 号が送出される。

【0111】続いて、ステップS117において、バッ ファメモリに書込まれたデータはホストシステムに対し て読出データとして送出される。そして、ステップS1 18において、読出が終了する。

【0112】図24は、図23で示した読出処理の各ス を示す図である。

【0113】図24を参照して、まずホストシステムか らコントローラやバッファメモリに対してメディアセク タアドレスの読出要求が発信される。コントローラとい うのは、図15におけるホストインタフェイス部52お よびフラッシュインタフェイスシーケンサ部56に該当 する。

【0114】これを受けてコントローラではメディアセ クタアドレスからフラッシュメモリのセクタアドレスS AとスタートカラムアドレスCAとが生成される。そし、30、スタートカラムアドレス/CAの設定を行なう。応じ てコントローラからはリードコマンドとセクタアドレス およひスタートカラムアドレスとがフラッシュメモリに 送出される。応じて、フラッシュメモリでは、分割リー 下動作が行なわれ、5 12 バイトのテータがバッファメ モリへと出力される。バッファメモリへのデータ書込が 終了すると、コントローラは指定されたメディアセクタ アドレスのデータ読出をホストシステムに対して要求す る。そして、バッファメモリからはホストシステムに対 してデータの読出が行なわれ、読出動作は終了する。

5における書込処理の詳細を示すフローチャートであ る。

【0116】図25を参照して、まずステップ8121 において書込が開始される。続いてステップS122に おいてホストシステムから発信されたメディアセクタア ドレスが受信される。

【0117】続いて、ステップS123において、記憶 装置がホストシステムに対してデータを要求する。そし て、ステップSI24においてホストシステムからデー タを受信する。このデータは、ステップS125におい、SO STとして出力するAND回路74と、リセット信号R

[0118]そして、ステップS126において、ステ ップS122で受信したメディアセクタアドレスからフ ラッシェメモリのセクタアドレスSAおよびスタートカ

てバッファメモリに書込まれる。

ラムアドレスCAが生成される。続いてステップS12 7において、フラッシュメモリに対して分割プログラム コマンドが設定され、続いてセクタアドレスSAおよび

[0119] そして、ステップS128において、デー …タがプラッシュメモリから競出され、バッファメモリ (a) タが、バッファメモリから読出されプラッシュメモリに 書込まれる。そしてステップS129において、データ の書込が終了する。

スタートカラムアドレスCAの指定がされる。

[0]20]図26は、図25に示した書込処理の各ス テップがホストシステムとコントローラおよびバッファ メモリとフラッシュメモリとの間でどのように行なわれ るかを示す図である。

[0121] 図26を参照して、まずホストシステムか らメディアセクタアドレスの書込要求がコントローラに 向けて発信される。続いて、コントローラはこれを受け デップが記憶装置内のどのブロックで実施されているか。20 てメディアセクタアドレスのデータ書込要求をホストシ ステムに対して行なう。応じてホストシステムはメディ アセクタアドレスに対するデータの書込を行なう。この データはコントローラを経由してバッファメモリに入力 される。

> 【0122】続いて、コントローラでは、受信していた メディアセクタアドレスからフラッシュメモリのセクタ アドレスSAおよびスタートカラムアドレスCAが生成 される。そして、コントローラがフラッシュメモリに対 してプログラムコマンドとセクタアドレス/SAおよび で、フラッシュメモリは、分割プログラム動作を行な う。そしてバッファからは512パイトのデータかフラ ッシュメモリに対して入力され、所定のカラムアドレス を先頭にしてデータ書込が行なわれる。フラッシュメモ リヘバッファメモリから512バイトの書込データが入 力されると、その後、所定のウエイト時間経過後書込が 終了する。

【0123】実施の形態2においては、バッファメモリ のアドレス制御およびメディアセクタアドレスからフラ 【0115] 図25は、図22に示したステップS10 40 ッシュメモリに与えるアドレス信号の生成は図15にお けるカラムアドレス制御部58で行なわれる。

> 【0124】図27は、図15におけるカラムアドレス 制御部58の詳細を示すブロック図である。

> 【0125】図27を参照して、カラムアドレス制御部 58は、記憶装置内部で生成されるリードセクタイネー ブル信号RSE#をクロック信号SCの立上がりに同期 してラッチするフリップフロップ72と、フリップフロ ップ72の出力と記憶装置内部で生成されるライトセク タイネーブル信号WSE#との論理和をリセット信号R

STによってリセットされその後クロック信号SCの立上がりに応答してカウントアップを開始する 9 ピットのSCカウンタ76と、ホストシステムより 16 ピットのメディアセクタアドレスをラッチして上位 14 ピット、下位 2 ピットをそれぞれセクタアドレスSAO~SA15、スタートカラムアドレスCAO~1としてシーケンサ部6へ出力するメディアセクタアドレスラッチ部30と、フリップフロップ 7 2 の出力とクロック信号 SCとを受けてライトイネーブル信号/WE #を出力するゲート回路 7 8 とを含む。

(0126)尚、説明の便宜のため 図10にはバッファメモリ4が記載されている。バッファメモリ4は、SCカウンタ26の計数値9ビットをアドレス信号ADRとして受け、ライトセクタイネーブル信号WSEコをアウトブットイネーブル信号/OE#として受け、ゲート回路28の出力をライトイネーブル信号/WEコとして受けこれらに応答してフラッシュメモリからのデータ入力D1を受けて保持し、またはフラッシュメモリへデータ出力D0を送出する。

(0127)以上説明したように、実施の形態2においては、ホストインタフェイス部がホストシステムとデータ転送を行なうときにデータを一時的に格納するパッファメモリの容量をフラッシュメモリの1セクタの容量よりも小さくできるため、コストメリットのある記憶装置を提供することができる。さらに、分割リード/プログラム可能なフラッシュメモリを搭載し使用することで、メディアセクタ単位で読出および再書込が可能である。

(0128)今回開示された実施の形態はすべての点で例示であって制限的なものではないと考えられるべきである。本発明の範囲は上記した説明ではなくて特許請求 30の範囲によって示され、特許請求の範囲と均等の意味および範囲内でのすべての変更が含まれることが意図される。

(0129)

【発明の効果】請求項1に記載のフラッシュメモリを搭載する記憶装置は、セクタ読出をするフラッシュメモリを記憶用半導体装置として用いる場合小容量のバッファメモリを搭載するのでコスト的に有利である。

【①130】請求項2に記載のフラッシュメモリを搭載 シュンする記憶装置は、請求項1 に記載のフラッシュメモリを 40 ある。 搭載する記憶装置が奏する効果に加えて、ダミーデータ としてフラッシュメモリが消去された直後のデータと同 しデータを書込むため、既にデータ保持が行なわれた部 (図1 分のデータが失われることはない。

【(0131】請求項3~5 に記載のフラッシュメモリを搭載する記憶装置は、請求項1 に記載のフラッシュメモリを搭載する記憶装置が奏する効果に加えて、フラッシュメモリのセクタ容量を外部のメディアセクタ容量で区切って使用することができ、効率的にフラッシュメモリを使用することができる。

22

【0182】請求項6~7に記載のフラッシュメモリを搭載する記憶装置は、請求項1に記載のフラッシュメモリを搭載する記憶装置が奏する効果に加えて、セクタデータの読出をする際にも小容量のバッファメモリを使用することができる。

【0183】請求項8~10に記載のフラッシュメモリを搭載する記憶装置は、請求項6に記載のフラッシュメモリを搭載する記憶装置が奏する効果に加えて、フラッシュメモリのセクタ容量を外部のメディアセクタ容量で10 区切って使用することができ、効率的にフラッシュメモリを使用することができる。

【0134】請求項11~12に記載のフラッシュメモリを搭載する記憶装置は、小容量のバッファメモリを搭載するのでコスト的に有利であり、さらに、メディアセクタ単位でデータの再書込が可能である。

【図面の簡単な説明】

【図1】 フラッシュメモリを搭載した記憶装置1の概略構成を示すブロック図である。

タ出力DOを送出する。 【図2】 実施の形態1におけるフラッシュメモリとバ 【0127】以上説明したように、実施の形態2におい 20 ッファメモリとのアドレスの対応関係を示すメモリマッ では、ホストインタフェイス部がホストシステムとデー プである。

> 【図3】 メディアセクタアドレスをフラッシュセクタ アドレスとカラムアドレスオフセット生成ビットとに変 換する説明をするための図である。

> 【図4】 スタートフラッシュカラムアドレスオフセットとメディアセクタアドレスの下位2ビットとの関係を示す図である。

【図5】 実施の形態1の記憶装置の処理のメインフローを示す図である。

【図6】 図5に示したステップSO4の読出処理の詳細を示すフローチャートである。

【図7】 図6に示した読出処理の各ステップが記憶装置内のどのブロックで実施されているかを示す図である。

【図8】 図5に示したステップSC5における書込処理の詳細を示すフローチャートである。

【図9】 図8に示した書込処理の各ステップがホストシステムとコントローラおよびバッファメモリとフラッシュメモリとの間でどのように行なわれるかを示す図で

【図10】 図1に示したデータ転送制御部8の詳細を示すブロック図である。

【図11】 フラッシュメモリからバッファメモリへのデータ転送の様子を示すタイミング図である。

【図12】 図11に示したバッファメモリへのデータ 番込の動作をより詳細に示した動作波形図である。

【図13】 バッファメモリからフラッシュメモリへの データ転送の様子を示すタイミング図である。

【図14】 図13に示したバッファメモリからフラッ 50 シュメモリへのデータ転送の様子をさらに詳しく説明す るための動作波形図である。

【図15】 実施の形態2の記憶装置51の概略構成を 示すプロック図である。

【図 1 6 】 実施の形態2 におけるフラッシュメモリと ハーファメモリとの対応関係を示すメモリマップである。

【図17】 メディアセクタアドレスをブラッシュセクタアドレスとフラッシュカラムアドレスとに変換を説明するための図である。

【図 | 8】 フラッシュカラムアドレスとメディアセク 10 図である。 タアドレスの下位2ビットとの関係を示す図である。 【図27】

【図19】 スタートカラムアドレスの説明をするための概念図である。

【図20】 分割リード/プログラム機能を有するフラッシュメモリからデータを読出す際のコマンド設定とアドレス設定とを説明するための動作波形図である。

【図21】 実施の形態2においてフラッシュメモリに データを書込む入力波形を示す図である。

【図22】 実施の形態2の記憶装置の処理のメインフローを示す図である。

【図23】 図22に示したステップS104の読出処*

*埋の詳細を示すフローチャートである。

【図24】 図23で示した読出処理の各ステップが記憶装置内のどのブロックで実施されているかを示す図である。

【図25】 図22に示したステップS105における 書込処理の詳細を示すフローチャートである。

【図26】 図25に示した書込処理の各ステップがホストシステムとコントローラおよびバッファメモリとフラッシュメモリとの間でどのように行なわれるかを示す図である。

【図27】 図15におけるカラムアドレス制御部58 〇詳細を示すブロック図である。


(符号の説明)

1,51 記憶装置、2,52 ホストインタフェイス部、4,54 バッファメモリ、6,56 フラッシュインタフェイスシーケンサ、8 データ転送制御部、10,60 フラッシュメモリ、58 カラムアドレス制作部、22 フリップフロップ、24 AND回路、26 SCカウンタ、28 ゲート回路、30 メディア20 セクタアドレスラッチ部、32 比較器、34 セレクカ

DVOO 制御部 ADR バッファ メモリ 2048Byte SA RSE MA **オスト** 2048Byte (512Byte) システム フェイス部 2048Byte 2048Byte アドレスコマン! 10

【図】


!図2!



【図6】




【図3】




[図4]

【図5】




◆メディアセクタアドレス(下位 2bit)


0 1 スタートフラッシュカラムアドレスオフセットを200mとし、512Byteのデータをパッファメモリへ(バッファメモリから) 転送する。
1 0 スタートフラッシュカラムアドレスオフセットを400mとし、512Byteのデータをパッファメモリへ(バッファメモリから) 転送する。
1 1 スタートフラッシュカラムアドレスオフセットを600mとし、512Byteのデータをパッファメモリへ(バッファメモリから) 転送する。



[図7]

[図23]






【図18】

◆メディアセクタアドレス(下位 2blt)


MA1	MAO	スタートカラムアドレス	
0	0	スタートカラムアドレス:Oh	
0	1	スタートカラムアドレス:200h	***-
1	0	スタートカラムアドレス:400h	
;	1	スタートカラムアドレス:600h	_

【図11】

◆メディアセクタアドレス:(MA1,MA0)=(0.1)の時




【図12】




[図13]


◆メディアセクタアドレス:(MA1,MA0)=(0,1)のは



[図14]




【図15】




[図16]

'	2048Byte				
フラッシュ セクタアドレス	612Byte				
3FFFh	メディアセクタ3FFFCh	3FFFDh	3FFFEh	3FFFFh	
				:	
2h	メディアセクタ8h	メディアセクタ9h	メディアセクタAh	メディアセクタBh	
1h	メディアセクタ4h	メディアセクタ5h	メディアセクタ6h	メディアセクタカ	
0h	メディアセクタOh	メディアセクタ1カ	メディアセクタ2h	メディアセクタ3h	
	Oh 1FFh フラッシュ カラムアドレス	200h 3FFh	400h 5FFn	600h 7FFh	


【図17】




[図19]



[図20]



(図21)




【到24】

HOST	コントローラ (バッファ)	フラッシュメモリ
メディアセクタアドレス _ xxhの読出し事求		
Warl for Interrupt	メディアセクタ → SA.CAの生皮 アドレス リード・コマンド/SA/CA ─ \$12Byteのデータをパッツァへ ←	→ 分割リード (CAによる) ↓ バッファヘデータ出力 (512Byte)
Interrupt -	メディアセクタアドレス xxhのデータ院出し要求	
メディアセクタアドレス xxnのデータ読出し	バッファから出力	
読出し終了		

【図23】

HOST	コントローラ (バッファ)	フラッシュメモリ
メディアセクタアドレス xxhの書込み要求	-	
Interrupt -	メディアセクタアドレス xxhのデータ書込み要求	
メディアセクタアドレス _ xxhのデータ書込み	・ バッファヘ入力	
	メディアセクタ → SA.CAの生成 アドレス プログラム・コマンド/SA/CA —	→ 分割プログラム(CAによる)
	512Byteのデータをバッファから <	↓ フラッシュヘデータ入力 (512Byte)
		プログラム_Wan
書込み終了		

[図27]



JPO and NCIPI are not responsible for any damages caused by the use of this translation.

- 1. This document has been translated by computer. So the translation may not reflect the original precisely.
- 2.**** shows the word which can not be translated.
- 3.In the drawings, any words are not translated.

CLAIMS

[Claim(s)]

[Claim 1] It is storage equipped with the write-in mode in which data storage is performed in response to an external write-address signal and an external write data from a host system. Package elimination which makes a smallest unit the memory area holding the data of a predetermined number at the time of data elimination is performed. It has the flash memory by which the store of two or more data is made by making the data length of said predetermined number into a unit. Said flash memory In said write-in mode, incorporate and hold two or more data contained in an internal write data in response to an internal write-address signal, and it sets in said write-in mode. Said internal write-address signal is generated in response to said external write-address signal. Have further the data I/O section which holds in response to said external write data, and outputs said internal write data based on said external write data and said external write-address signal, and said data I/O section is set in said write-in mode. Above the 1st interface section which receives said external write data and said external write-address signal from said host system, and the number of said external write datas And it sets in the buffer memory which has storage capacity smaller than the number of said internal write datas, and receives said external write-address signal, said internal write-address signal is generated from said 1st interface section. Storage containing the 2nd interface section which adds the dummy data corresponding to said external write-address signal which data rewriting of said memory area does not produce in said external write data read from said buffer memory, and generates said internal write data which carries a flash memory.

[Claim 2] It is the storage which said dummy data is a value corresponding to the data held immediately after carrying out data elimination of said flash memory, and occupies the continuous location where said external write data makes a head location the location corresponding to said external write-address signal in said predetermined sequence by said 2nd interface section outputting serially the data of said data length contained in said internal write data in predetermined sequence and which carries a flash memory according to claim 1.

[Claim 3] Said head location is storage which is discontinuously determined on the basis of [of said predetermined sequence] the 1st by making into a unit the number of data contained in said external write data according to said external write-address signal and which carries a flash memory according to claim 2.

[Claim 4] The number of data contained in said internal write data is storage which is the integral multiple of the number of data contained in said external write data and which carries a flash memory according to claim 3.

[Claim 5] Said flash memory incorporates said internal write data one by one synchronizing with a clock. Said 2nd interface section Generate the read-out control signal over said buffer memory, and said internal write data is generated in response to said external write data from said buffer memory. It has the data transfer control section which generates said internal write-address signal from said external write-address signal. Said data transfer control section When the store of said internal write data is started by said flash memory The comparator which outputs a coincidence signal when a predetermined number bit is in agreement from the high order of the counted value of the counter which starts the count of said clock, and the offset signal included in said external write-address signal and said counter, The gate circuit which gives a read-out control signal to said buffer memory according to said coincidence signal so that said buffer memory may output said external write data synchronizing with said clock, When said coincidence signal is deactivated, the value corresponding to the initial value after elimination of said flash memory is given to said flash memory. It is the storage which has the selection circuitry which gives said external write data read from said buffer memory when said coincidence signal was activated to said flash memory and which carries a flash memory according to claim 2.

[Claim 6] Said storage is further equipped with the read-out mode which outputs external read-out data to said host system in response to an external read-out address signal from said host system. Said data I/O section At the time of the aforementioned read-out mode, in response to said external read-out address signal, generate an internal read-out address signal, and it gives said flash memory. After choosing some internal read-out data read from said flash memory and holding as said external read-out data, Said external read-out data are outputted to said host system. Said 1st interface section At the time of the aforementioned read-out mode, said external read-out data according to the carrier beam aforementioned external read-out address signal are outputted to said host system from said host system. Said buffer memory Are more than the number of said external read-out data, and it has storage capacity smaller than the number of said internal read-out data. Said external read-out data currently held to said 1st interface section at the time of the aforementioned read-out mode are outputted. Said 2nd interface section Two or more data which generate said internal read-out address signal in response to said external read-out

address signal from said 1st interface section, give to said flash memory, and said internal read-out data contain from said flash memory at the time of the aforementioned read-out mode Read-out, Storage which is sent out to buffer memory by using said some of internal read-out data as said external read-out data and which carries a flash memory according to claim 1.

[Claim 7] For said flash memory, said external read-out data are storage which carries the flash memory according to claim 6 which occupies the continuous location which makes [in / output serially the data of said data length contained in said internal read-out data according to said internal read-out address signal in predetermined sequence, and / said predetermined sequence] a head location the location corresponding to said external read-out address signal.

[Claim 8] Said head location is storage which is discontinuously determined on the basis of [of said predetermined sequence] the 1st by making into a unit the number of data contained in said external read-out data according to said external read-out address signal and which carries a flash memory according to claim 7.

[Claim 9] The number of data contained in said internal write data is storage which is the integral multiple of the number of data contained in said external write data and which carries a flash memory according to claim 8.

[Claim 10] Said flash memory carries out the sequential output of said internal read-out data synchronizing with a clock. Said 2nd interface section Said internal read-out address signal is generated from said external read-out address signal. Generate a write control signal to buffer memory so that said some of internal read-out data may be chosen and said buffer memory may store as said external read-out data. It has a data transfer control section. Said data transfer control section When read-out of said internal read-out data is started from said flash memory The comparator which outputs a coincidence signal when a predetermined number bit is in agreement from the high order of the counted value of the counter which starts the count of said clock, and the offset signal included in said external write-address signal and said counter, Have the gate circuit which gives said write control signal to said buffer memory according to said coincidence signal so that said buffer memory may store said some of internal read-out data as said external read-out data synchronizing with said clock. Storage which carries a flash memory according to claim 7.

[Claim 11] The data I/O section which generates the internal main address corresponding to [are the storage which performs data storage which delivers and receives external data in response to an external address signal from a host system, and] said external address, and the internal secondary address, Package elimination which makes a smallest unit the memory area holding the data of a predetermined number at the time of data elimination is performed. Selection of said memory area unit is performed by said internal main address, and it has the flash memory which can deliver and receive serially the in-house data which the data transfer starting position in said memory area is specified, and contains two or more data with said internal secondary address. The storage capacity of said memory area It is the storage which is discontinuously generated on the basis of the start address of said memory area by making into a unit the number of data which is larger than the number of data contained in said external data, and by which said internal secondary address is included in said external write data and which carries a flash memory.

[Claim 12] Said data I/O section is storage containing the buffer memory which has the memory capacity corresponding to the number of data contained in said external data which hold temporarily said external data and said in-house data in order to carry out timing adjustment between said host systems and said flash memories which carries a flash memory according to claim 11.

JPO and NCIPI are not responsible for any damages caused by the use of this translation.

- 1. This document has been translated by computer. So the translation may not reflect the original precisely.
- 2.**** shows the word which can not be translated.
- 3.In the drawings, any words are not translated.

DETAILED DESCRIPTION

[Detailed Description of the Invention]

[0001]

[Field of the Invention] More specifically, this invention relates to the storage which carries a flash memory about storage. [0002]

[Description of the Prior Art] In recent years, the storage capacity of a flash memory is also becoming large with the advance of a semi-conductor manufacturing technology. With this large-capacity-izing, it is small and the storage which carried the flash memory as an archive medium in the field of a pocket device especially taking advantage of the property which is a low power has come to be used.

[0003]

[Problem(s) to be Solved by the Invention] A flash memory is nonvolatile and is the semiconductor memory which can perform rewrting after package elimination. In order to accumulate a storage element on high density and to carry out data transfer to a high speed, a sector address is specified, per sector, the data of a constant rate are put in block and, as for a flash memory, read-out, elimination, and a store (program) are performed for them. Being [for example,] in the inclination which the sector capacity which is the unit as for which a flash memory reads data collectively also increases with large-capacity-izing of a flash memory, by the 256M bit AND mold flash memory, this sector capacity has become 2048 bytes. [0004] the data volume (in this description, media sector capacity is called henceforth) of the unit at the time of on the other hand the information machines and equipment which make a personal computer the start performing data transfer with stores, such as a hard disk and a memory card, -- for example, it is 512 bytes standardly and the inclination which especially this media sector capacity increases is not seen.

[0005] It is necessary to store the sector data of a flash memory temporarily and to carry the buffer memory for performing timing for performing data transfer with a host system, and adjustment of capacity in the interior of a store in the store which carries such a flash memory with a sector structure. As for this buffer memory, SRAM (Static Random Access Memory) etc. is usually used.

[0006] Rather than the sector capacity of a flash memory, even when it was small capacity, the capacity, i.e., the media sector capacity, of data transfer with a host system, it needed to make capacity of buffer memory the sector capacity of a flash memory, this capacity, or the capacity beyond it.

[0007] However, the sector capacity of a flash memory had large-capacity-ized every year, in such a case, mass SRAM needed to be carried as buffer memory, and the demerit had arisen in cost in it.

[0008] It is offering the storage which carries the flash memory which this invention's was made as [solve / such a trouble], and the object's made it possible to carry the buffer memory of the small capacity equivalent to media sector capacity, and aimed at the cost cut.

100091

[Means for Solving the Problem] The storage which carries a flash memory according to claim 1 It is storage equipped with the write-in mode in which data storage is performed in response to an external write-address signal and an external write data from a host system. Package elimination which makes a smallest unit the memory area holding the data of a predetermined number at the time of data elimination is performed. It has the flash memory by which the store of two or more data is made by making the data length of a predetermined number into a unit. A flash memory In write-in mode, incorporate and hold two or more data contained in an internal write data in response to an internal write-address signal, and it sets in write-in mode. It has further the data I/O section which generates an internal write-address signal in response to an external write-address signal, holds in response to an external write data, and outputs an internal write data based on an external write data and an external write-address signal. The data I/O sections are the 1st interface section which receives an external write data and an external write-address signal from a host system in write-in mode, and more than the number of external write datas. And it sets in the buffer memory which has memory capacity smaller than the number of internal write datas, and receives an external write data from the 1st interface section in write-in mode, and write-in mode. In response to an external write-address signal, an internal write-address signal is generated from the 1st interface section. The 2nd interface section which adds the dummy data corresponding to the external write-address signal which data rewriting of a memory area does not produce in the external write data read from buffer memory, and generates an internal write data is included. [0010] The storage which carries a flash memory according to claim 2 In the configuration of the store which carries a flash

memory according to claim 1 dummy data It is a value corresponding to the data held immediately after carrying out data elimination of the flash memory. The 2nd interface section Outputting serially the data of the data length contained in an internal write data in predetermined sequence, an external write data occupies the continuous location which makes a head location the location corresponding to an external write-address signal in predetermined sequence.

[0011] The storage which carries a flash memory according to claim 3 makes a unit the number of data by which a head location is included in an external write data in the configuration of the storage which carries a flash memory according to claim 2 according to an external write-address signal, and it is discontinuously determined on the basis of [of predetermined sequence] the 1st.

[0012] The number of data by which the storage which carries a flash memory according to claim 4 is contained in an internal write data in the configuration of the storage which carries a flash memory according to claim 3 is the integral multiple of the number of data contained in an external write data.

[0013] The storage which carries a flash memory according to claim 5 In the configuration of the storage which carries a flash memory according to claim 2, in addition, a flash memory Synchronizing with a clock, an internal write data is incorporated one by one. The 2nd interface section Generate the read-out control signal over buffer memory, and an internal write data is generated in response to an external write data from buffer memory. It has the data transfer control section which generates an internal write-address signal from an external write-address signal. A data transfer control section The counter which starts the count of a clock when the store of an internal write data is started by the flash memory, The comparator which outputs a coincidence signal when a predetermined number bit is in agreement from the high order of the counted value of the offset signal included in an external write-address signal, and a counter, The gate circuit which gives a read-out control signal to buffer memory according to a coincidence signal so that buffer memory may output an external write data synchronizing with a clock, When the coincidence signal is deactivated, the value corresponding to the initial value after climination of a flash memory is given to a flash memory, and when a coincidence signal is activated, it has the selection circuitry which gives the external write data read from buffer memory to a flash memory.

[0014] The storage which carries a flash memory according to claim 6 It adds to the configuration of the storage which carries a flash memory according to claim 1. It has further the read-out mode which outputs external read-out data to a host system in response to an external read-out address signal from a host system. The data I/O section At the time of read-out mode, in response to an external read-out address signal, generate an internal read-out address signal, and it gives a flash memory. After choosing some internal read-out data read from a flash memory and holding as external read-out data, External read-out data are outputted to a host system. The 1st interface section At the time of read-out mode, the external read-out data according to a carrier beam external read-out address signal are outputted to a host system from a host system. Buffer memory Are more than the number of external read-out data, and it has storage capacity smaller than the number of internal read-out data. The external read-out data currently held to the 1st interface section at the time of read-out mode are outputted. The 2nd interface section Two or more data which generate an internal read-out address signal in response to an external read-out address signal from the 1st interface section, give to a flash memory, and internal read-out data contain from a flash memory at the time of read-out mode Read-out, It sends out to buffer memory by using some internal read-out data as external read-out data.

[0015] In addition to the configuration of the storage with which the storage which carries a flash memory according to claim 7 carries a flash memory according to claim 6, a flash memory outputs serially the data of the data length contained in internal read-out data according to an internal read-out address signal in predetermined sequence, and external read-out data occupy the continuous location which makes a head location the location corresponding to an external read-out address signal in predetermined sequence.

[0016] In the configuration of the storage with which the storage which carries a flash memory according to claim 8 carries a flash memory according to claim 7, a head location is discontinuously determined on the basis of [of predetermined sequence] the 1st by making into a unit the number of data contained in external read-out data according to an external read-out address signal.

[0017] The number of data by which the storage which carries a flash memory according to claim 9 is contained in an internal write data in the configuration of the storage which carries a flash memory according to claim 8 is the integral multiple of the number of data contained in an external write data.

[0018] The storage which carries a flash memory according to claim 10 In the configuration of the storage which carries a flash memory according to claim 7, in addition, a flash memory Synchronizing with a clock, the sequential output of the internal read-out data is carried out. The 2nd interface section Generate an internal read-out address signal from an external read-out address signal, and generate a write control signal to buffer memory so that some internal read-out data may be chosen and buffer memory may store as external read-out data. It has a data transfer control section. A data transfer control section The counter which starts the count of a clock when read-out of internal read-out data is started from a flash memory, The comparator which outputs a coincidence signal when a predetermined number bit is in agreement from the high order of the counted value of the offset signal included in an external write-address signal, and a counter, It has the gate circuit which gives a write control signal to buffer memory according to a coincidence signal so that buffer memory may store some internal read-out data as external read-out data synchronizing with a clock.

[0019] The storage which carries a flash memory according to claim 11 The data I/O section which generates the internal main address corresponding to [are the storage which performs data storage which delivers and receives external data in response to an external address signal from a host system, and] the external address, and the internal secondary address,

Package elimination which makes a smallest unit the memory area holding the data of a predetermined number at the time of data elimination is performed. Selection of a memory area unit is performed by the internal main address, and it has the flash memory which can deliver and receive serially the in-house data which the data transfer starting position in a memory area is specified, and contains two or more data with the internal secondary address. The memory capacity of a memory area is larger than the number of data contained in external data, and the internal secondary address is discontinuously generated on the basis of the start address of a memory area by making into a unit the number of data contained in an external write data. [0020] In addition to the configuration of the storage with which the storage which carries a flash memory according to claim 12 carries a flash memory according to claim 11, the data I/O section contains the buffer memory which has the memory capacity corresponding to the number of data contained in the external data which hold external data and an in-house data temporarily, in order to carry out timing adjustment between a host system and a flash memory. [0021]

[Embodiment of the Invention] The gestalt of operation of this invention is explained in detail, referring to a drawing below. In addition, a same-among drawing sign shows the same or a considerable part.

[0022] [Gestalt 1 of operation] drawing 1 is the block diagram showing the outline configuration of the store 1 which carried the flash memory.

[0023] With reference to drawing 1, it is for delivering and receiving the external data remembered to be a host system 12, a store 1 performs address translation in response to the media address from a host system, and in order to deliver and receive external data between host systems, it contains the data I/O section 9 which performs data conversion, and the flash memory 10 which performs data transfer according to the address signal which the data I/O section 9 changed. The data I/O section 9 changes the data between the data and external data which a flash memory 10 outputs and inputs.

[0024] The data I/O section 9 contains a host system, the host interface section 2 which performs data transfer, the buffer memory 4 which has the capacity of 512 bytes which stores some sector data of a flash memory temporarily in order that the host interface section 2 may perform a host system 12 and data transfer, the flash plate interface section 7 which controls data transfer with buffer memory 4 and a flash memory according to the command from the host interface section 2, and the flash memory 10 which is a semiconductor device holding the data which a store 1 should memorize.

[0025] The flash plate interface section 7 is the sequence united with the specification of a flash memory, and contains the data transfer control section 8 which generates the sector address of a flash memory, and column address offset from the sequencer section 6 which sends out the address for specifying a memory area at the time of the command, read-out, and the store which set up actuation of read-out, a store, etc. to a flash memory, and the media sector address given from the host system 12.

[0026] A flash memory 10 has two or more sectors with the capacity whose each is 2048 bytes. A flash memory 10 can output serially 2048 bytes of data memorized by the specified sector, if a sector address is specified.

[0027] <u>Drawing 2</u> is a memory map in which the response relation of the address of the flash memory and buffer memory in the gestalt 1 of operation is shown.

[0028] With reference to drawing 2, 512 bytes and 1 sector of a flash memory 10 are the memory rises in the case of being 2048 bytes, and media sector capacity, i.e., the sector capacity which performs [a store 1] data transfer collectively, is assigning 1/4 sector of a flash memory 10 as a media sector.

[0029] For example, it is equivalent to flash plate sector-address 0h flash plate column address 0h-1FFh media sector-address 0h. Media sector-address 1h, it is equivalent to flash plate sector-address 0h flash plate column address 200h-3FFh. Similarly, it is equivalent to flash plate sector-address 0h flash plate column address 400h-5FFh media sector-address 2h. Media sector-address 3h, it is equivalent to flash plate sector-address 0h flash plate column address 600h-7FFh. That is, each flash plate sector address is quadrisected, respectively, and is assigned to the media sector address.

[0030] Drawing 3 is drawing for giving explanation which changes a media sector address into a flash plate sector address and a column address offset generation bit.

[0031] With reference to drawing 3, 14 bits of high orders of the media sector addresses MA15-MA0 are used as flash plate sector addresses SA13-SA0. Moreover, MA1 and MA0 which are 2 bits of low order among media sector addresses are used as column address offset generation bits C1 and C0, and it generates the start flash plate column address offset later explained from this column address offset generation bit.

[0032] <u>Drawing 4</u> is drawing showing 2 bits [of low order of start flash plate column address offset and a media sector address] relation.

[0033] With reference to drawing 4, when both MA1 and MA0 are 0, start flash plate column address offset is set as 0h, and transfer of 512 bytes of data which are media sector capacity is performed between buffer memory and a flash memory. [0034] When MA1 and MA0 are 0 and 1, respectively, start flash plate column address offset is set as 200h, and data transfer between buffer memory and a flash memory is performed.

[0035] When MA1 and MA0 are 1 and 0, respectively, start flash plate column address offset is set as 400h, and data transfer is performed between buffer memory and a flash memory.

[0036] When both MA1 and MA0 are 1, start flash plate column address offset is set as 600h, and data transfer between buffer memory and a flash memory is performed.

[0037] <u>Drawing 5</u> is drawing showing the Maine flow of processing of the storage of the gestalt 1 of operation. With reference to <u>drawing 5</u>, step S01 is a step of the waiting for the demand from a host system. Then, it is judged in step S02 whether there was any demand of read-out. When there is a read-out demand, it moves to step S04 and read-out processing is

performed. If read-out processing is completed, it will be in the state waiting for a demand from a return host system to step S01 again.

[0038] In step S02, when the read-out demand is not performed, it progresses to step S03. At step S03, it is judged whether the write-in demand is performed from the host system. When there is a write-in demand, it progresses to step S05 and write-in processing is performed. If write-in processing is completed, again, it progresses to step S01 and will be in the state waiting for a demand from a host system.

[0039] In step 03, when a write-in demand is not performed, it will be in return and the state waiting for a demand from a host system to step S01 again.

[0040] Drawing 6 is a flow chart which shows the detail of read-out processing of step S04 shown in drawing 5.

[0041] With reference to drawing 6, read-out is started in step S11. Subsequently, in step S12, a media sector address is received from a host system. Then, address translation is performed based on the media sector address which received, and the value of the start flash plate column address offset shown by drawing 4 is generated.

[0042] Then, in step S14, sector read-out is performed from a flash memory. And the read data are written in buffer memory in step S15 based on an offset value. Then, in step S16, an interrupt signal is sent out to a host system and the data written in buffer memory are sent out as read-out data to a host system in step S17. And read-out is completed in step S18.

[0043] <u>Drawing 7</u> is drawing showing with which block in a store each step of the read-out processing shown in <u>drawing 6</u> is carried out.

[0044] With reference to <u>drawing 7</u>, the read-out demand of a media sector address is first sent from a host system to a controller or buffer memory. A controller corresponds to the host interface section 2 and the flash plate interface sequencer section 6 in <u>drawing 1</u>.

[0045] In response by the controller, generation of an offset value is considered as the sector address SA of a flash memory from a media sector address. And a lead command and a sector address SA are sent to a flash memory. It responds, and in a flash memory, a sector lead is performed and the data which are 2048 bytes are sent out to a controller as flash plate interface data output one by one. In response, by the controller, 512 bytes of data corresponding to the offset based on a media sector address are extracted, and it transmits to buffer memory.

[0046] And after storing of the data to buffer memory is completed, a controller performs the data read-out demand of a media sector address to a host system, and a host system receives interruption. Then, a controller outputs data from buffer memory and, thereby, data read-out of a media sector address is performed. And read-out is completed.

[0047] Drawing 8 is a flow chart which shows the detail of the write-in processing in step S05 shown in drawing 5.

[0048] With reference to drawing 8, a store is first started in step S21. Then, the media sector address sent from the host system in step S22 is received.

[0049] Then, in step S23, a store requires data from a host system. And in step S24, a store receives data from a host system. This data is written in buffer memory in step S25.

[0050] And in step S26, generation of an offset value is carried out from the media sector address which received at step S22. Then, in step S27, setting out of the program command to a flash memory is carried out. Then, in step S28, the data from buffer memory are compounded with initial value data, and a store is performed to a flash memory to predetermined timing. [0051] And a store is completed in step S29. <u>Drawing 9</u> is drawing showing how each step of the write-in processing shown in <u>drawing 8</u> is performed between a host system, a controller and buffer memory, and a flash memory.

[0052] With reference to drawing 9, the write-in demand of a media sector address is first sent towards a controller from a host system. Then, in response, a controller gives the data write-in demand to a media sector address to a host system. Responding, a host system writes in the data to a media sector address. This data is inputted into buffer memory via a controller.

[0053] Then, by the controller, generation of the sector address of a flash memory and an offset value is carried out from the media sector address which had received. And dispatch of the program command and sector address to a flash memory is carried out.

[0054] In response, a flash memory will be in the condition which can be data written in. And based on the predetermined signal of a controller, 512 bytes of data stored based on the offset value are transmitted from buffer memory. "FFh" is transmitted as write datas other than the period when the data stored in buffer memory among the periods when the write data to a flash memory is transmitted are transmitted. If the write data containing the data of buffer memory is inputted into a flash memory, the predetermined store after weight time amount progress will be completed after that.

[0055] Here, write-in data "FFh" are explained. Each memory cell of a flash memory consists of MOS transistors which have the floating gate. Each memory cell holds data "1" and "0" in the state of the threshold electrical potential difference of an MOS transistor. Generally, the condition immediately after elimination of a memory cell corresponds to maintenance data "1." If write-in actuation of data "0" is carried out, a threshold electrical potential difference will change, and the condition of a memory cell of having a threshold electrical potential difference after change corresponds to maintenance data "0." On the other hand, a threshold electrical potential difference does not change in write-in actuation of data "1." For this reason, even if write-in actuation of data "1" is performed to the memory cell which holds data "0" as an initial state, maintenance data do not change.

[0056] That is, although the store of data is usually performed after elimination of memory cell data is performed, with the gestalt 1 of operation, elimination actuation is not performed but "FFh" is written in as data. Since "FFh" is data all whose bits are 1 byte of "1", a flash memory holds data just before writing in.

[0057] <u>Drawing 10</u> is the block diagram showing the detail of the data transfer control section 8 shown in <u>drawing 1</u>. The flip-flop 22 which latches lead sector enable signal RSE** by which the data transfer control section 8 is generated inside a store with reference to <u>drawing 10</u> synchronizing with the start of clock signal SC, AND circuit 24 which outputs the OR of the output of a flip-flop 22, and light-sector enable signal WSE** generated inside a store as a reset signal RST, The SC counter 26 which is reset by the reset signal RST, answers the start of clock signal SC after that, and starts count-up, The media sector-address latch section 30 which latches a 16-bit media sector address and outputs 14 bits of high orders to the sequencer section 6 as sector addresses SA0-SA15 from a host system, The comparator 32 which compares 2 bits of high orders with 2 bits of low order of the media sector address which the media sector-address latch section 30 latched among the enumerated data of 11 bits which are the outputs of the SC counter 26 is included.

[0058] A comparator 32 outputs CMP for the comparison result signal used as L level, when the 2 bits data from the SC counter 26 and the 2-bit data from the media sector-address latch section 30 are in agreement.

[0059] The data transfer control section 8 contains further the output of a flip-flop 22, clock signal SC, the gate circuit 28 that outputs a write enable signal / WE** in response to Signal CMP a result, and the output from buffer memory 4 and the selector 34 outputted to a flash memory according to the comparison result signal CMP in response to fixed data "FFh." A selector 34 outputs the output from buffer memory to a flash memory, when the comparison signal CMP is L, and when the comparison signal CMP is H, it outputs fixed data "FFh" to a flash memory.

[0060] In addition, buffer memory 4 is indicated by drawing 10 for the facilities of explanation. Buffer memory 4 receives 9 bits of low order of the enumerated data of 11 bits of the SC counter 26 as address signal ADR, receives light-sector enable signal WSE** as an output enable signal /OE**, undergoes the output of a gate circuit 28 as a write enable signal /WE**, answers these, and is held in response to data input DI from a flash memory, or sends out data output DO to a flash memory through a selector 34.

[0061] <u>Drawing 11</u> is the timing chart showing the situation of the data transfer from a flash memory to buffer memory. [0062] With reference to <u>drawing 11</u>, data signal DATA is read from a flash memory according to time of day t1 to clock signal SC. Since it is carried out per sector, this read-out is read after 2048 data usually continue.

[0063] the least significant 2 bits among the media sector addresses specified from the host system here -- it is (MA1, MA0) -- when it is (0, 1), in time of day t1-t2, the data read from the flash memory are not transmitted to buffer memory. [0064] And in time of day t2-t3, while the data equivalent to column address 200h-3FFh are read from the flash memory, these data are transmitted to buffer memory and held. This data held is 512 bytes of 2048-byte sector capacity read from a flash memory, and is the quadrant of sector capacity.

[0065] Although the data after column address 400h are read after time of day t3 one by one, these are not held to buffer memory.

[0066] Drawing 12 is the wave form chart of operation having shown more actuation of the data store to the buffer memory shown in drawing 11 in the detail.

[0067] With reference to drawing 10 and drawing 12, lead sector enable signal RSE** falls from H level to L level in time of day t0 according to the read-out demand having been performed from the host system. Then, in time of day t1, reset of a fall and the SC counter 26 is canceled for a reset signal RST of H level to L level. Henceforth, in time of day t1-t2, the SC counter 26 counts up the counted value of 11 bits from 0h to 1FFh according to the input of clock signal SC. Address signal ADR inputted into the buffer memory which is 9 bits of low order of counted value changes from 0h to 1FFh similarly. Since 2 bits of high orders of the counted value inputted into a comparator 32 at this time are (0, 0) and the 2-bit inputs from the media sector-address latch section 30 are (0, 1), the comparison result signal CMP is H level which shows an inequality. Therefore, the content of data in signal DI is not written in buffer memory 4 in time of day t1-t2.

[0068] In time of day t2, the counted value of the SC counter 26 is set to 200h, and 2 bits of high orders of counted value are in agreement with the 2-bit signal inputted from the media sector-address latch section 30. It responds and the comparison result signal CMP falls from H to L level. namely, -- and the comparison result signal CMP serves as L level, while counted value is 200h-3FFh. According to change of this comparison result signal CMP, a gate circuit 28 makes clock signal SC a write enable signal /WE**, and outputs to buffer memory. Data 0h- data 1FFh which is a data input is written in the address with which address signal ADR in the start edge of a write enable signal / WE** shows buffer memory 4 since a write enable signal / WE** is inputted.

[0069] Since the counted value of the SC counter 26 is set to 400h or more after time of day t3, the comparison result signal CMP is again set to H level, and the data inputted henceforth are not written in buffer memory.

[0070] <u>Drawing 13</u> is the timing chart showing the situation of the data transfer from buffer memory to a flash memory. [0071] With reference to <u>drawing 13</u>, when media sector addresses (MA1, MA0) are (0, 1), in time of day t1-t2, "FFh" which is dummy data is written in column address 0h-1FFh of a flash memory. This dummy data is data corresponding to the initial value immediately after elimination of a flash memory, and generally, even if a flash memory performs actuation which writes in this initial value data, the data already held inside are not destroyed.

[0072] Therefore, the store of the gestalt 1 of operation is used suitable for momentary preservation of an application which package elimination is carried out and adds data serially after that, for example, the image of a digital camera, preservation of the acoustic signal of a pocket mold digital audio device, etc.

[0073] In time of day t2-t3, data are written in column address 200h-3FFh of a flash memory one by one from buffer memory. This data is 512 bytes of data equivalent to one fourth of the sector capacity of a flash memory. [0074] "FFh" which is dummy data is written in like time of day t1-t2 after time of day t3.

[0075] <u>Drawing 14</u> is a wave form chart of operation for explaining in more detail the situation of the data transfer from the buffer memory shown in <u>drawing 13</u> to a flash memory.

[0076] With reference to drawing 10 and drawing 14, light-sector enable signal WSE** falls from H level to L level in time of day t0 according to the write-in demand from a host system. It responds and reset of a fall and the SC counter 26 is canceled for a reset signal RST of H level to L level. Moreover, the output enable input signal / OE** of buffer memory will be in a condition with accessible fall and buffer memory 4 from H level to L level.

[0077] In time of day t1-t2, the data out signal which a selector 34 outputs is written in a flash memory synchronizing with the start of clock signal SC. The counted value corresponding to the write-in column address at that time counts up with the SC counter 26. Since a media sector address (MA1, MA0) is not in agreement with 2 bits of high orders of the SC counter 26 in time of day t1-t2, data out signal DOs are fixed data "FFh" inputted into the input node by the side of "1" of a selector 34. [0078] In time of day t2, according to change of counted value, the data of the address with which the comparison result signal CMP is specified as a fall and address signal ADR from H level to L level are read from buffer memory 4, and it is transmitted to a flash memory as a data out signal D0 through a selector 34. Data transfer is performed from buffer memory to a flash memory until it continues till time of day t3 henceforth.

[0079] After 512 bytes of data transfer of data 0h- data 1FFh is completed, in order that the comparison result signal CMP may start on H level from L level in time of day t3 according to change of counted value, a data out signal serves as a fixed value "FFh" inputted into the input node by the side of "1" of a selector 34 again.

[0080] As explained above, the store of the gestalt 1 of operation is used suitable for momentary preservation of an application which package elimination is carried out and adds data serially after that, for example, the image of a digital camera, preservation of the acoustic signal of a pocket mold digital audio device, etc.

[0081] And since capacity of the buffer memory which performs temporary data storage can be made small according to media sector capacity when the media sector capacity which is the unit capacity of data transfer with a host system is smaller than the capacity of 1 sector of the flash memory to be used, when hardware is constituted, the advantageous storage in cost can be offered.

[0082] [Gestalt 2 of operation] drawing 15 is the block diagram showing the outline configuration of the store 51 of the gestalt 2 of operation.

[0083] With reference to drawing 15, it is for delivering and receiving the external data remembered to be a host system 12, a store 51 performs address translation in response to the media address from a host system, and in order to deliver and receive external data between host systems, it contains the data I/O section 59 which performs data conversion, and the flash memory 60 which performs data transfer according to the address signal which the data I/O section 59 changed. The data I/O section 59 changes the data between the data and external data which a flash memory 60 outputs and inputs.

[0084] The data I/O section 59 contains the flash plate interface section 57 of buffer memory 54 and a flash memory 60

which controls data transfer according to a host system 12, the host interface section 52 which performs data transfer, the buffer memory 54 which has the capacity of 512 bytes which stores stored data temporarily in order that the host interface section 52 may perform a host system 12 and data transfer, and the command from the host interface section 52.

[0085] The flash plate interface section 57 is the sequence united with the specification of a flash memory, and contains the column address control section 58 which generates the start column address which specifies the read-out starting position of a column specified by the sector address and sector address of a flash memory from the sequencer section 56 which sends out the address for specifying a memory area at the time of the command, read-out, and the store which set up actuation of read-out, a store, etc. to a flash memory, and the media sector address given from the host system 12.

[0086] In drawing 15, a flash memory 60 has the division lead / program function which can carry out read-out and write-in initiation for a lead and program of data from the column address of the arbitration of a sector.

[0087] A flash memory 60 has two or more sectors with the capacity whose each is 2048 bytes. A flash memory can output the data of only the specified sector capacitive component serially synchronizing with a clock signal, if a sector address is specified. And if a start column address is specified further, even the data which correspond to the last address of a sector from the data applicable to the column address of the specified sector can be serially outputted synchronizing with a clock signal.

[0088] <u>Drawing 16</u> is a memory map in which the response relation of the flash memory and buffer memory in the gestalt 2 of operation is shown.

[0089] Since the memory map shown in <u>drawing 16</u> shows the same assignment as the memory map used for the gestalt 1 of operation shown in <u>drawing 2</u>, explanation is not repeated.

[0090] <u>Drawing</u> 17 is drawing for explaining that a media sector address is changed into a flash plate sector address and a start column address.

[0091] With reference to drawing 17, 14 bits of high orders of the media sector addresses MA15-MA0 are used as flash plate sector addresses SA13-SA0. Moreover, MA1 and MA0 which are 2 bits of low order among media sector addresses are used as CA10 and CA9 among start column addresses, respectively. Moreover, all of CA11, CA8-CA0 which are other bits of a start column address are set as "0h."

[0092] <u>Drawing 18</u> is drawing showing 2 bits [of low order of the start column address of a flash memory, and a media sector address] relation.

[0093] With reference to drawing 18, when both MA1 and MA0 are 0, a start column address is set as 0h, and when MA1 and MA0 are 0 and 1, respectively, a start column address is set as 200h.

[0094] When MA1 and MA0 are 1 and 0, respectively, a start column address is set as 400h, and when both MA1 and MA0 are 1, a start column address is set as 600h. Although this address translation is performed by the column address control section 58 of <u>drawing 15</u>, it is easily realizable only by connecting wiring corresponding to <u>drawing 1818</u>.

[0095] <u>Drawing 19</u> is a conceptual diagram for explaining a start column address. With reference to <u>drawing 19</u>, when 1 sector is 2048 bytes, the column address of 0h-7FFh exists corresponding to the flash plate sector address SA. Setting out of the start column address CA starts read-out synchronizing with a clock signal from the data of the column corresponding to the start column address in the set-up flash plate sector address SA.

[0096] <u>Drawing 20</u> is a wave form chart of operation for explaining command setting out at the time of reading data from the flash memory which has a division lead / program function, and address selection.

[0097] If the start of a write enable signal / WE** is detected in time of day t1 with reference to drawing 20 when a command data enable signal / CDE** is L level, a lead command will be incorporated by the flash memory in the timing. [0098] In time of day t2, SA (1) which is 8 bits of low order of a sector address is incorporated in the start edge of a write enable signal / WE**. Subsequently, in time of day t3, SA (2) which is 6 bits of high orders of a sector address is incorporated by the flash memory in the start edge of a write enable signal / WE**.

[0099] Subsequently, in time of day t4, CA (1) which is 8 bits of low order of the start column address CA with the start edge of a write enable signal / WE** is incorporated by the flash memory. Then, in time of day t5, CA (2) which is 4 bits of high orders of a start column address with the start edge of a write enable signal / WE** is incorporated.

[0100] After time of day t6, the data of the start column address specified from the address / data input/output terminal synchronizing with clock signal SC are made into a head, and data are outputted from a flash memory.

[0101] <u>Drawing 21</u> is drawing showing the input wave which writes data in a flash memory in the gestalt 2 of operation. [0102] A program command will be read into a flash memory, if the start edge of a write enable signal / WE** is detected in time of day t1 with reference to <u>drawing 21</u> when command data enable input / CDE** is L level.

[0103] Then, in time of day t2, SA (1) which is 8 bits of low order of a sector address with the start edge of a write enable signal / WE** is incorporated by the flash memory. Then, in time of day t3, SA (2) which is 6 bits of high orders of a sector address with the start edge of a write enable signal / WE** is incorporated by the flash memory.

[0104] In time of day t4, CA (1) which is 8 bits of low order of a start column address with the start edge of a write enable signal / WE** is incorporated by the flash memory. Then, in time of day t5, CA (2) which is 4 bits of high orders of a start column address with the start edge of a write enable signal / WE** is incorporated by the flash memory. Address selection is completed above.

[0105] Data are written in the address which a data input is serially carried out synchronizing with clock signal SC, using the data corresponding to the start column address of the set-up sector address as a head after time of day t6, and corresponds. [0106] Control which gives the command to the flash memory shown by <u>drawing 20</u> and <u>drawing 21</u> and an address signal is performed in the flash plate interface sequencer section 56 in <u>drawing 15</u> R> 5.

[0107] <u>Drawing 22</u> is drawing showing the Maine flow of processing of the storage of the gestalt 2 of operation. With reference to <u>drawing 22</u>, the Maine flow of processing of the storage of the gestalt 2 of operation differs from the flow which the point which replaces with the read-out processing step S04 of the gestalt 1 of operation shown in <u>drawing 5</u>, replaces with the write-in processing step S05 including step S104, and contains step S105 showed by <u>drawing 5</u>. Since other parts are the same as that of the flow shown by <u>drawing 5</u>, explanation is not repeated.

[0108] Drawing 23 is a flow chart which shows the detail of read-out processing of step S104 shown in drawing 22.

[0109] With reference to drawing 23, read-out is started in step S111. Subsequently, in step S112, a media sector address is received from a host system. Then, in step S113, the media sector address which received is changed and the sector address SA of a flash memory and the start column address CA are generated. Then, in step S114, the division lead command of a flash memory is set up and a sector address SA and the start column address CA are specified. And in step S115, data are read from a flash memory and written in buffer memory.

[0110] Termination of the store to buffer memory sends out an interrupt signal to a host system in step S116.

[0111] Then, in step S117, the data written in buffer memory are sent out as read-out data to a host system. And read-out is completed in step S118.

[0112] <u>Drawing 24</u> is drawing showing with which block in a store each step of the read-out processing shown by <u>drawing 23</u> is carried out.

[0113] With reference to <u>drawing 24</u>, the read-out demand of a media sector address is first sent from a host system to a controller or buffer memory. A controller corresponds to the host interface section 52 and the flash plate interface sequencer section 56 in <u>drawing 15</u>.

[0114] In response by the controller, the sector address SA of a flash memory and the start column address CA are generated from a media sector address. And from a controller, a lead command, a sector address, and a start column address are sent out to a flash memory. It responds, and in a flash memory, division lead actuation is performed and the data which are 512 bytes are outputted to buffer memory. After the data store to buffer memory is completed, a controller requires data read-out of the specified media sector address from a host system. And from buffer memory, read-out of data is performed to a host system, and read-out actuation is ended.

[0115] <u>Drawing 25</u> is a flow chart which shows the detail of the write-in processing in step S105 shown in <u>drawing 22</u>. [0116] With reference to <u>drawing 25</u>, a store is first started in step S121. Then, the media sector address sent from the host system in step S122 is received.

[0117] Then, in step S123, a store requires data from a host system. And in step S124, data are received from a host system. This data is written in buffer memory in step S125.

[0118] And in step S126, the sector address SA of a flash memory and the start column address CA are generated from the media sector address which received at step S122. Then, in step S127, a division program command is set up to a flash memory, and assignment of a sector address SA and the start column address CA is carried out continuously.
[0119] And in step S128, data are read from buffer memory and written in a flash memory. And the store of data is

completed in step \$129.

[0120] <u>Drawing 26</u> is drawing showing how each step of the write-in processing shown in <u>drawing 25</u> is performed between a host system, a controller and buffer memory, and a flash memory.

[0121] With reference to drawing 26, the write-in demand of a media sector address is first sent towards a controller from a host system. Then, in response, a controller gives the data write-in demand of a media sector address to a host system. Responding, a host system writes in the data to a media sector address. This data is inputted into buffer memory via a controller.

[0122] Then, by the controller, the sector address SA of a flash memory and the start column address CA are generated from the media sector address which had received. And a controller performs setting out of a program command, a sector address/SA, and a start column address / CA to a flash memory. Responding, a flash memory performs division program actuation. And from a buffer, 512 bytes of data are inputted to a flash memory, a predetermined column address is made into a head, and a data store is performed. If 512 bytes of write data is inputted into a flash memory from buffer memory, the predetermined store after weight time amount progress will be completed after that.

[0123] In the gestalt 2 of operation, generation of the address signal given to a flash memory from address control and the media sector address of buffer memory is performed by the column address control section 58 in drawing 15.

[0124] Drawing 27 is the block diagram showing the detail of the column address control section 58 in drawing 15.

[0125] Drawing 27 is referred to. The column address control section 58 The flip-flop 72 which latches lead sector enable signal RSE** generated inside a store synchronizing with the start of clock signal SC, AND circuit 74 which outputs the OR of the output of a flip-flop 72, and light-sector enable signal WSE** generated inside a store as a reset signal RST, The 9-bit SC counter 76 which is reset by the reset signal RST, answers the start of clock signal SC after that, and starts count-up, A 16-bit media sector address is latched from a host system. 14 bits of high orders, The media sector-address latch section 30 which outputs 2 bits of low order to the sequencer section 6 as sector addresses SA0-SA15 and start column addresses 0-CAs 1, respectively, The gate circuit 78 which outputs a write enable signal / WE** in response to the output and clock signal SC of a flip-flop 72 is included.

[0126] In addition, buffer memory 4 is indicated by drawing 10 for the facilities of explanation. Buffer memory 4 receives the enumerated data of 9 bits of the SC counter 26 as address signal ADR, receives light-sector enable signal WSE** as an output enable signal /OE**, undergoes the output of a gate circuit 28 as a write enable signal /WE**, answers these, and is held in response to data input DI from a flash memory, or sends out data output DO to a flash memory.

[0127] Since capacity of the buffer memory which stores data temporarily can be made smaller than the capacity of 1 sector of a flash memory in the gestalt 2 of operation when the host interface section performs a host system and data transfer as explained above, storage with a cost merit can be offered. Furthermore, read-out and rewrting are possible per media sector by using it, carrying a division lead / programmable flash memory.

[0128] It should be thought that the gestalt of the operation indicated this time is [no] instantiation at points, and restrictive. The range of this invention is shown by the above-mentioned not explanation but claim, and it is meant that all modification in a claim, equal semantics, and within the limits is included.

[0129]

[Effect of the Invention] Since the storage which carries a flash memory according to claim 1 carries the buffer memory of smallness capacity when using the flash memory which carries out sector read-out as a semiconductor device for storage, it is advantageous in cost.

[0130] In order that the storage which carries a flash memory according to claim 2 may write in the same data as the data immediately after eliminating a flash memory as dummy data in addition to the effectiveness that the storage which carries a flash memory according to claim 1 does so, the data of a part with which data-hold was already performed are not lost.

[0131] In addition to the effectiveness that the storage which carries a flash memory according to claim 1 does so, the sector capacity of a flash memory can be divided and used for the storage which carries a flash memory according to claim 3 to 5 by external media sector capacity, and a flash memory can be efficiently used for it.

[0132] In addition to the effectiveness that the storage which carries a flash memory according to claim 1 does so, also in case the storage which carries a flash memory according to claim 6 to 7 reads sector data, the buffer memory of small capacity can be used for it.

[0133] In addition to the effectiveness that the storage which carries a flash memory according to claim 6 does so, the sector capacity of a flash memory can be divided and used for the storage which carries a flash memory according to claim 8 to 10 by external media sector capacity, and a flash memory can be efficiently used for it.

[0134] Since the store which carries a flash memory according to claim 11 to 12 carries the buffer memory of small capacity, it is advantageous in cost, and rewrting of data is still more possible for it per media sector.

JPO and NCIPI are not responsible for any damages caused by the use of this translation.

- 1. This document has been translated by computer. So the translation may not reflect the original precisely.
- 2.**** shows the word which can not be translated.
- 3.In the drawings, any words are not translated.

TECHNICAL FIELD

[Field of the Invention] More specifically, this invention relates to the storage which carries a flash memory about storage.

JPO and NCIPI are not responsible for any damages caused by the use of this translation.

- 1. This document has been translated by computer. So the translation may not reflect the original precisely.
- 2.**** shows the word which can not be translated.
- 3.In the drawings, any words are not translated.

PRIOR ART

[Description of the Prior Art] In recent years, the storage capacity of a flash memory is also becoming large with the advance of a semi-conductor manufacturing technology. With this large-capacity-izing, it is small and the storage which carried the flash memory as an archive medium in the field of a pocket device especially taking advantage of the property which is a low power has come to be used.

JPO and NCIPI are not responsible for any damages caused by the use of this translation.

- 1. This document has been translated by computer. So the translation may not reflect the original precisely.
- 2.**** shows the word which can not be translated.
- 3.In the drawings, any words are not translated.

EFFECT OF THE INVENTION

[Effect of the Invention] Since the storage which carries a flash memory according to claim 1 carries the buffer memory of smallness capacity when using the flash memory which carries out sector read-out as a semiconductor device for storage, it is advantageous in cost.

[0130] In order that the storage which carries a flash memory according to claim 2 may write in the same data as the data immediately after eliminating a flash memory as dummy data in addition to the effectiveness that the storage which carries a flash memory according to claim 1 does so, the data of a part with which data-hold was already performed are not lost. [0131] In addition to the effectiveness that the storage which carries a flash memory according to claim 1 does so, the sector capacity of a flash memory can be divided and used for the storage which carries a flash memory according to claim 3 to 5 by external media sector capacity, and a flash memory can be efficiently used for it.

[0132] In addition to the effectiveness that the storage which carries a flash memory according to claim 1 does so, also in case the storage which carries a flash memory according to claim 6 to 7 reads sector data, the buffer memory of small capacity can be used for it.

[0133] In addition to the effectiveness that the storage which carries a flash memory according to claim 6 does so, the sector capacity of a flash memory can be divided and used for the storage which carries a flash memory according to claim 8 to 10 by external media sector capacity, and a flash memory can be efficiently used for it.

[0134] Since the store which carries a flash memory according to claim 11 to 12 carries the buffer memory of small capacity, it is advantageous in cost, and rewrting of data is still more possible for it per media sector.

JPO and NCIPI are not responsible for any damages caused by the use of this translation.

- 1. This document has been translated by computer. So the translation may not reflect the original precisely.
- 2.**** shows the word which can not be translated.
- 3.In the drawings, any words are not translated.

TECHNICAL PROBLEM

[Problem(s) to be Solved by the Invention] A flash memory is nonvolatile and is the semiconductor memory which can perform rewrting after package elimination. In order to accumulate a storage element on high density and to carry out data transfer to a high speed, a sector address is specified, per sector, the data of a constant rate are put in block and, as for a flash memory, read-out, elimination, and a store (program) are performed for them. Being [for example,] in the inclination which the sector capacity which is the unit as for which a flash memory reads data collectively also increases with large-capacity-izing of a flash memory, by the 256M bit AND mold flash memory, this sector capacity has become 2048 bytes. [0004] the data volume (in this description, media sector capacity is called henceforth) of the unit at the time of on the other hand the information machines and equipment which make a personal computer the start performing data transfer with stores, such as a hard disk and a memory card, -- for example, it is 512 bytes standardly and the inclination which especially this media sector capacity increases is not seen.

[0005] It is necessary to store the sector data of a flash memory temporarily and to carry the buffer memory for performing timing for performing data transfer with a host system, and adjustment of capacity in the interior of a store in the store which carries such a flash memory with a sector structure. As for this buffer memory, SRAM (Static Random Access Memory) etc. is usually used.

[0006] Rather than the sector capacity of a flash memory, even when it was small capacity, the capacity, i.e., the media sector capacity, of data transfer with a host system, it needed to make capacity of buffer memory the sector capacity of a flash memory, this capacity, or the capacity beyond it.

[0007] However, the sector capacity of a flash memory had large-capacity-ized every year, in such a case, mass SRAM needed to be carried as buffer memory, and the demerit had arisen in cost in it.

[0008] It is offering the storage which carries the flash memory which this invention's was made as [solve / such a trouble], and the object's made it possible to carry the buffer memory of the small capacity equivalent to media sector capacity, and aimed at the cost cut.

JPO and NCIPI are not responsible for any damages caused by the use of this translation.

- 1. This document has been translated by computer. So the translation may not reflect the original precisely.
- 2.**** shows the word which can not be translated.
- 3.In the drawings, any words are not translated.

MEANS

[Means for Solving the Problem] The storage which carries a flash memory according to claim 1 It is storage equipped with the write-in mode in which data storage is performed in response to an external write-address signal and an external write data from a host system. Package elimination which makes a smallest unit the memory area holding the data of a predetermined number at the time of data elimination is performed. It has the flash memory by which the store of two or more data is made by making the data length of a predetermined number into a unit. A flash memory In write-in mode, incorporate and hold two or more data contained in an internal write data in response to an internal write-address signal, and it sets in write-in mode. It has further the data I/O section which generates an internal write-address signal in response to an external write-address signal, holds in response to an external write data, and outputs an internal write data based on an external write data and an external write-address signal. The data I/O sections are the 1st interface section which receives an external write data and an external write-address signal from a host system in write-in mode, and more than the number of external write datas. And it sets in the buffer memory which has memory capacity smaller than the number of internal write datas, and receives an external write data from the 1st interface section in write-in mode, and write-in mode. In response to an external write-address signal, an internal write-address signal is generated from the 1st interface section. The 2nd interface section which adds the dummy data corresponding to the external write-address signal which data rewriting of a memory area does not produce in the external write data read from buffer memory, and generates an internal write data is included. [0010] The storage which carries a flash memory according to claim 2 In the configuration of the store which carries a flash memory according to claim 1 dummy data It is a value corresponding to the data held immediately after carrying out data climination of the flash memory. The 2nd interface section Outputting serially the data of the data length contained in an internal write data in predetermined sequence, an external write data occupies the continuous location which makes a head location the location corresponding to an external write-address signal in predetermined sequence. [0011] The storage which carries a flash memory according to claim 3 makes a unit the number of data by which a head

[0011] The storage which carries a flash memory according to claim 3 makes a unit the number of data by which a head location is included in an external write data in the configuration of the storage which carries a flash memory according to claim 2 according to an external write-address signal, and it is discontinuously determined on the basis of [of predetermined sequence] the 1st.

[0012] The number of data by which the storage which carries a flash memory according to claim 4 is contained in an internal write data in the configuration of the storage which carries a flash memory according to claim 3 is the integral multiple of the number of data contained in an external write data.

[0013] The storage which carries a flash memory according to claim 5 In the configuration of the storage which carries a flash memory according to claim 2, in addition, a flash memory Synchronizing with a clock, an internal write data is incorporated one by one. The 2nd interface section Generate the read-out control signal over buffer memory, and an internal write data is generated in response to an external write data from buffer memory. It has the data transfer control section which generates an internal write-address signal from an external write-address signal. A data transfer control section The counter which starts the count of a clock when the store of an internal write data is started by the flash memory, The comparator which outputs a coincidence signal when a predetermined number bit is in agreement from the high order of the counted value of the offset signal included in an external write-address signal, and a counter, The gate circuit which gives a read-out control signal to buffer memory according to a coincidence signal so that buffer memory may output an external write data synchronizing with a clock, When the coincidence signal is deactivated, the value corresponding to the initial value after climination of a flash memory is given to a flash memory, and when a coincidence signal is activated, it has the selection circuitry which gives the external write data read from buffer memory to a flash memory.

[0014] The storage which carries a flash memory according to claim 6 It adds to the configuration of the storage which carries a flash memory according to claim 1. It has further the read-out mode which outputs external read-out data to a host system in response to an external read-out address signal from a host system. The data I/O section At the time of read-out mode, in response to an external read-out address signal, generate an internal read-out address signal, and it gives a flash memory. After choosing some internal read-out data read from a flash memory and holding as external read-out data, External read-out data are outputted to a host system. The 1st interface section At the time of read-out mode, the external read-out data according to a carrier beam external read-out address signal are outputted to a host system from a host system. Buffer memory Are more than the number of external read-out data, and it has storage capacity smaller than the number of internal read-out data. The external read-out data currently held to the 1st interface section at the time of read-out mode are

outputted. The 2nd interface section Two or more data which generate an internal read-out address signal in response to an external read-out address signal from the 1st interface section, give to a flash memory, and internal read-out data contain from a flash memory at the time of read-out mode Read-out, It sends out to buffer memory by using some internal read-out data as external read-out data.

[0015] In addition to the configuration of the storage with which the storage which carries a flash memory according to claim 7 carries a flash memory according to claim 6, a flash memory outputs serially the data of the data length contained in internal read-out data according to an internal read-out address signal in predetermined sequence, and external read-out data occupy the continuous location which makes a head location the location corresponding to an external read-out address signal in predetermined sequence.

[0016] In the configuration of the storage with which the storage which carries a flash memory according to claim 8 carries a flash memory according to claim 7, a head location is discontinuously determined on the basis of [of predetermined sequence] the 1st by making into a unit the number of data contained in external read-out data according to an external read-out address signal.

[0017] The number of data by which the storage which carries a flash memory according to claim 9 is contained in an internal write data in the configuration of the storage which carries a flash memory according to claim 8 is the integral multiple of the number of data contained in an external write data.

[0018] The storage which carries a flash memory according to claim 10 In the configuration of the storage which carries a flash memory according to claim 7, in addition, a flash memory Synchronizing with a clock, the sequential output of the internal read-out data is carried out. The 2nd interface section Generate an internal read-out address signal from an external read-out address signal, and generate a write control signal to buffer memory so that some internal read-out data may be chosen and buffer memory may store as external read-out data. It has a data transfer control section. A data transfer control section The counter which starts the count of a clock when read-out of internal read-out data is started from a flash memory, The comparator which outputs a coincidence signal when a predetermined number bit is in agreement from the high order of the counted value of the offset signal included in an external write-address signal, and a counter, It has the gate circuit which gives a write control signal to buffer memory according to a coincidence signal so that buffer memory may store some internal read-out data as external read-out data synchronizing with a clock.

[0019] The storage which carries a flash memory according to claim 11 The data I/O section which generates the internal main address corresponding to [are the storage which performs data storage which delivers and receives external data in response to an external address signal from a host system, and] the external address, and the internal secondary address, Package elimination which makes a smallest unit the memory area holding the data of a predetermined number at the time of data elimination is performed. Selection of a memory area unit is performed by the internal main address, and it has the flash memory which can deliver and receive serially the in-house data which the data transfer starting position in a memory area is specified, and contains two or more data with the internal secondary address. The memory capacity of a memory area is larger than the number of data contained in external data, and the internal secondary address is discontinuously generated on the basis of the start address of a memory area by making into a unit the number of data contained in an external write data. [0020] In addition to the configuration of the storage with which the storage which carries a flash memory according to claim 11, the data I/O section contains the buffer memory which has the memory capacity corresponding to the number of data contained in the external data which hold external data and an in-house data temporarily, in order to carry out timing adjustment between a host system and a flash memory.

[Embodiment of the Invention] The gestalt of operation of this invention is explained in detail, referring to a drawing below. In addition, a same-among drawing sign shows the same or a considerable part.

[0022] [Gestalt 1 of operation] drawing 1 is the block diagram showing the outline configuration of the store 1 which carried the flash memory.

[0023] With reference to drawing 1, it is for delivering and receiving the external data remembered to be a host system 12, a store 1 performs address translation in response to the media address from a host system, and in order to deliver and receive external data between host systems, it contains the data I/O section 9 which performs data conversion, and the flash memory 10 which performs data transfer according to the address signal which the data I/O section 9 changed. The data I/O section 9 changes the data between the data and external data which a flash memory 10 outputs and inputs.

[0024] The data I/O section 9 contains a host system, the host interface section 2 which performs data transfer, the buffer memory 4 which has the capacity of 512 bytes which stores some sector data of a flash memory temporarily in order that the host interface section 2 may perform a host system 12 and data transfer, the flash plate interface section 7 which controls data transfer with buffer memory 4 and a flash memory according to the command from the host interface section 2, and the flash memory 10 which is a semiconductor device holding the data which a store 1 should memorize.

[0025] The flash plate interface section 7 is the sequence united with the specification of a flash memory, and contains the data transfer control section 8 which generates the sector address of a flash memory, and column address offset from the sequencer section 6 which sends out the address for specifying a memory area at the time of the command, read-out, and the store which set up actuation of read-out, a store, etc. to a flash memory, and the media sector address given from the host system 12.

[0026] A flash memory 10 has two or more sectors with the capacity whose each is 2048 bytes. A flash memory 10 can output serially 2048 bytes of data memorized by the specified sector, if a sector address is specified.

[0027] <u>Drawing 2</u> is a memory map in which the response relation of the address of the flash memory and buffer memory in the gestalt 1 of operation is shown.

[0028] With reference to drawing 2, 512 bytes and 1 sector of a flash memory 10 are the memory rises in the case of being 2048 bytes, and media sector capacity, i.e., the sector capacity which performs [a store 1] data transfer collectively, is assigning 1/4 sector of a flash memory 10 as a media sector.

[0029] For example, it is equivalent to flash plate sector-address 0h flash plate column address 0h-1FFh media sector-address 0h. Media sector-address 1h, it is equivalent to flash plate sector-address 0h flash plate column address 200h-3FFh. Similarly, it is equivalent to flash plate sector-address 0h flash plate column address 400h-5FFh media sector-address 2h. Media sector-address 3h, it is equivalent to flash plate sector-address 0h flash plate column address 600h-7FFh. That is, each flash plate sector address is quadrisected, respectively, and is assigned to the media sector address.

[0030] <u>Drawing 3</u> is drawing for giving explanation which changes a media sector address into a flash plate sector address and a column address offset generation bit.

[0031] With reference to drawing 3, 14 bits of high orders of the media sector addresses MA15-MA0 are used as flash plate sector addresses SA13-SA0. Moreover, MA1 and MA0 which are 2 bits of low order among media sector addresses are used as column address offset generation bits C1 and C0, and it generates the start flash plate column address offset later explained from this column address offset generation bit.

[0032] <u>Drawing 4</u> is drawing showing 2 bits [of low order of start flash plate column address offset and a media sector address] relation.

[0033] With reference to drawing 4, when both MA1 and MA0 are 0, start flash plate column address offset is set as 0h, and transfer of 512 bytes of data which are media sector capacity is performed between buffer memory and a flash memory. [0034] When MA1 and MA0 are 0 and 1, respectively, start flash plate column address offset is set as 200h, and data transfer between buffer memory and a flash memory is performed.

[0035] When MA1 and MA0 are 1 and 0, respectively, start flash plate column address offset is set as 400h, and data transfer is performed between buffer memory and a flash memory.

[0036] When both MA1 and MA0 are 1, start flash plate column address offset is set as 600h, and data transfer between buffer memory and a flash memory is performed.

[0037] <u>Drawing 5</u> is drawing showing the Maine flow of processing of the storage of the gestalt 1 of operation. With reference to <u>drawing 5</u>, step S01 is a step of the waiting for the demand from a host system. Then, it is judged in step S02 whether there was any demand of read-out. When there is a read-out demand, it moves to step S04 and read-out processing is performed. If read-out processing is completed, it will be in the state waiting for a demand from a return host system to step S01 again.

[0038] In step S02, when the read-out demand is not performed, it progresses to step S03. At step S03, it is judged whether the write-in demand is performed from the host system. When there is a write-in demand, it progresses to step S05 and write-in processing is performed. If write-in processing is completed, again, it progresses to step S01 and will be in the state waiting for a demand from a host system.

[0039] In step 03, when a write-in demand is not performed, it will be in return and the state waiting for a demand from a host system to step S01 again.

[0040] Drawing 6 is a flow chart which shows the detail of read-out processing of step S04 shown in drawing 5.

[0041] With reference to <u>drawing 6</u>, read-out is started in step S11. Subsequently, in step S12, a media sector address is received from a host system. Then, address translation is performed based on the media sector address which received, and the value of the start flash plate column address offset shown by <u>drawing 4</u> is generated.

[0042] Then, in step S14, sector read-out is performed from a flash memory. And the read data are written in buffer memory in step S15 based on an offset value. Then, in step S16, an interrupt signal is sent out to a host system and the data written in buffer memory are sent out as read-out data to a host system in step S17. And read-out is completed in step S18.

[0043] <u>Drawing 7</u> is drawing showing with which block in a store each step of the read-out processing shown in <u>drawing 6</u> is carried out.

[0044] With reference to drawing 7, the read-out demand of a media sector address is first sent from a host system to a controller or buffer memory. A controller corresponds to the host interface section 2 and the flash plate interface sequencer section 6 in drawing 1.

[0045] In response by the controller, generation of an offset value is considered as the sector address SA of a flash memory from a media sector address. And a lead command and a sector address SA are sent to a flash memory. It responds, and in a flash memory, a sector lead is performed and the data which are 2048 bytes are sent out to a controller as flash plate interface data output one by one. In response, by the controller, 512 bytes of data corresponding to the offset based on a media sector address are extracted, and it transmits to buffer memory.

[0046] And after storing of the data to buffer memory is completed, a controller performs the data read-out demand of a media sector address to a host system, and a host system receives interruption. Then, a controller outputs data from buffer memory and, thereby, data read-out of a media sector address is performed. And read-out is completed.

[0047] <u>Drawing 8</u> is a flow chart which shows the detail of the write-in processing in step S05 shown in <u>drawing 5</u>. [0048] With reference to <u>drawing 8</u>, a store is first started in step S21. Then, the media sector address sent from the host system in step S22 is received.

[0049] Then, in step S23, a store requires data from a host system. And in step S24, a store receives data from a host system.

This data is written in buffer memory in step \$25.

[0050] And in step S26, generation of an offset value is carried out from the media sector address which received at step S22. Then, in step S27, setting out of the program command to a flash memory is carried out. Then, in step S28, the data from buffer memory are compounded with initial value data, and a store is performed to a flash memory to predetermined timing. [0051] And a store is completed in step S29. <u>Drawing 9</u> is drawing showing how each step of the write-in processing shown in <u>drawing 8</u> is performed between a host system, a controller and buffer memory, and a flash memory.

[0052] With reference to <u>drawing 9</u>, the write-in demand of a media sector address is first sent towards a controller from a host system. Then, in response, a controller gives the data write-in demand to a media sector address to a host system. Responding, a host system writes in the data to a media sector address. This data is inputted into buffer memory via a controller.

[0053] Then, by the controller, generation of the sector address of a flash memory and an offset value is carried out from the media sector address which had received. And dispatch of the program command and sector address to a flash memory is carried out.

[0054] In response, a flash memory will be in the condition which can be data written in. And based on the predetermined signal of a controller, 512 bytes of data stored based on the offset value are transmitted from buffer memory. "FFh" is transmitted as write datas other than the period when the data stored in buffer memory among the periods when the write data to a flash memory is transmitted are transmitted. If the write data containing the data of buffer memory is inputted into a flash memory, the predetermined store after weight time amount progress will be completed after that.

[0055] Here, write-in data "FFh" are explained. Each memory cell of a flash memory consists of MOS transistors which have the floating gate. Each memory cell holds data "1" and "0" in the state of the threshold electrical potential difference of an MOS transistor. Generally, the condition immediately after elimination of a memory cell corresponds to maintenance data "1." If write-in actuation of data "0" is carried out, a threshold electrical potential difference will change, and the condition of a memory cell of having a threshold electrical potential difference after change corresponds to maintenance data "0." On the other hand, a threshold electrical potential difference does not change in write-in actuation of data "1." For this reason, even if write-in actuation of data "1" is performed to the memory cell which holds data "0" as an initial state, maintenance data do not change.

[0056] That is, although the store of data is usually performed after elimination of memory cell data is performed, with the gestalt 1 of operation, elimination actuation is not performed but "FFh" is written in as data. Since "FFh" is data all whose bits are 1 byte of "1", a flash memory holds data just before writing in.

[0057] <u>Drawing 10</u> is the block diagram showing the detail of the data transfer control section 8 shown in <u>drawing 1</u>. The flip-flop 22 which latches lead sector enable signal RSE** by which the data transfer control section 8 is generated inside a store with reference to <u>drawing 10</u> synchronizing with the start of clock signal SC, AND circuit 24 which outputs the OR of the output of a flip-flop 22, and light-sector enable signal WSE** generated inside a store as a reset signal RST, The SC counter 26 which is reset by the reset signal RST, answers the start of clock signal SC after that, and starts count-up, The media sector-address latch section 30 which latches a 16-bit media sector address and outputs 14 bits of high orders to the sequencer section 6 as sector addresses SA0-SA15 from a host system, The comparator 32 which compares 2 bits of high orders with 2 bits of low order of the media sector address which the media sector-address latch section 30 latched among the enumerated data of 11 bits which are the outputs of the SC counter 26 is included.

[0058] A comparator 32 outputs CMP for the comparison result signal used as L level, when the 2 bits data from the SC counter 26 and the 2-bit data from the media sector-address latch section 30 are in agreement.

[0059] The data transfer control section 8 contains further the output of a flip-flop 22, clock signal SC, the gate circuit 28 that outputs a write enable signal / WE** in response to Signal CMP a result, and the output from buffer memory 4 and the selector 34 outputted to a flash memory according to the comparison result signal CMP in response to fixed data "FFh." A selector 34 outputs the output from buffer memory to a flash memory, when the comparison signal CMP is L, and when the comparison signal CMP is H, it outputs fixed data "FFh" to a flash memory.

[0060] In addition, buffer memory 4 is indicated by drawing 10 for the facilities of explanation. Buffer memory 4 receives 9 bits of low order of the enumerated data of 11 bits of the SC counter 26 as address signal ADR, receives light-sector enable signal WSE** as an output enable signal /OE**, undergoes the output of a gate circuit 28 as a write enable signal /WE**, answers these, and is held in response to data input DI from a flash memory, or sends out data output DO to a flash memory through a selector 34.

[0061] <u>Drawing 11</u> is the timing chart showing the situation of the data transfer from a flash memory to buffer memory. [0062] With reference to <u>drawing 11</u>, data signal DATA is read from a flash memory according to time of day t1 to clock signal SC. Since it is carried out per sector, this read-out is read after 2048 data usually continue.

[0063] the least significant 2 bits among the media sector addresses specified from the host system here -- it is (MA1, MA0) -- when it is (0, 1), in time of day t1-t2, the data read from the flash memory are not transmitted to buffer memory.

[0064] And in time of day t2-t3, while the data equivalent to column address 200h-3FFh are read from the flash memory, these data are transmitted to buffer memory and held. This data held is 512 bytes of 2048-byte sector capacity read from a flash memory, and is the quadrant of sector capacity.

[0065] Although the data after column address 400h are read after time of day t3 one by one, these are not held to buffer memory.

[0066] Drawing 12 is the wave form chart of operation having shown more actuation of the data store to the buffer memory

shown in drawing 11 in the detail.

[0067] With reference to drawing 10 and drawing 12, lead sector enable signal RSE** falls from H level to L level in time of day t0 according to the read-out demand having been performed from the host system. Then, in time of day t1, reset of a fall and the SC counter 26 is canceled for a reset signal RST of H level to L level. Henceforth, in time of day t1-t2, the SC counter 26 counts up the counted value of 11 bits from 0h to 1FFh according to the input of clock signal SC. Address signal ADR inputted into the buffer memory which is 9 bits of low order of counted value changes from 0h to 1FFh similarly. Since 2 bits of high orders of the counted value inputted into a comparator 32 at this time are (0, 0) and the 2-bit inputs from the media sector-address latch section 30 are (0, 1), the comparison result signal CMP is H level which shows an inequality. Therefore, the content of data in signal DI is not written in buffer memory 4 in time of day t1-t2.

[0068] In time of day t2, the counted value of the SC counter 26 is set to 200h, and 2 bits of high orders of counted value are in agreement with the 2-bit signal inputted from the media sector-address latch section 30. It responds and the comparison result signal CMP falls from H to L level. namely, -- and the comparison result signal CMP serves as L level, while counted value is 200h-3FFh. According to change of this comparison result signal CMP, a gate circuit 28 makes clock signal SC a write enable signal /WE**, and outputs to buffer memory. Data 0h- data 1FFh which is a data input is written in the address with which address signal ADR in the start edge of a write enable signal / WE** shows buffer memory 4 since a write enable signal / WE** is inputted.

[0069] Since the counted value of the SC counter 26 is set to 400h or more after time of day t3, the comparison result signal CMP is again set to H level, and the data inputted henceforth are not written in buffer memory.

[0070] <u>Drawing 13</u> is the timing chart showing the situation of the data transfer from buffer memory to a flash memory. [0071] With reference to <u>drawing 13</u>, when media sector addresses (MA1, MA0) are (0, 1), in time of day t1-t2, "FFh" which is dummy data is written in column address 0h-1FFh of a flash memory. This dummy data is data corresponding to the initial value immediately after elimination of a flash memory, and generally, even if a flash memory performs actuation which writes in this initial value data, the data already held inside are not destroyed.

[0072] Therefore, the store of the gestalt 1 of operation is used suitable for momentary preservation of an application which package elimination is carried out and adds data serially after that, for example, the image of a digital camera, preservation of the acoustic signal of a pocket mold digital audio device, etc.

[0073] In time of day t2-t3, data are written in column address 200h-3FFh of a flash memory one by one from buffer memory. This data is 512 bytes of data equivalent to one fourth of the sector capacity of a flash memory.

[0074] "FFh" which is dummy data is written in like time of day t1-t2 after time of day t3.

[0075] <u>Drawing 14</u> is a wave form chart of operation for explaining in more detail the situation of the data transfer from the buffer memory shown in <u>drawing 13</u> to a flash memory.

[0076] With reference to drawing 10 and drawing 14, light-sector enable signal WSE** falls from H level to L level in time of day t0 according to the write-in demand from a host system. It responds and reset of a fall and the SC counter 26 is canceled for a reset signal RST of H level to L level. Moreover, the output enable input signal / OE** of buffer memory will be in a condition with accessible fall and buffer memory 4 from H level to L level.

[0077] In time of day t1-t2, the data out signal which a selector 34 outputs is written in a flash memory synchronizing with the start of clock signal SC. The counted value corresponding to the write-in column address at that time counts up with the SC counter 26. Since a media sector address (MA1, MA0) is not in agreement with 2 bits of high orders of the SC counter 26 in time of day t1-t2, data out signal DOs are fixed data "FFh" inputted into the input node by the side of "1" of a selector 34. [0078] In time of day t2, according to change of counted value, the data of the address with which the comparison result signal CMP is specified as a fall and address signal ADR from H level to L level are read from buffer memory 4, and it is transmitted to a flash memory as a data out signal D0 through a selector 34. Data transfer is performed from buffer memory to a flash memory until it continues till time of day t3 henceforth.

[0079] After 512 bytes of data transfer of data 0h- data 1FFh is completed, in order that the comparison result signal CMP may start on H level from L level in time of day t3 according to change of counted value, a data out signal serves as a fixed value "FFh" inputted into the input node by the side of "1" of a selector 34 again.

[0080] As explained above, the store of the gestalt 1 of operation is used suitable for momentary preservation of an application which package elimination is carried out and adds data serially after that, for example, the image of a digital camera, preservation of the acoustic signal of a pocket mold digital audio device, etc.

[0081] And since capacity of the buffer memory which performs temporary data storage can be made small according to media sector capacity when the media sector capacity which is the unit capacity of data transfer with a host system is smaller than the capacity of 1 sector of the flash memory to be used, when hardware is constituted, the advantageous storage in cost can be offered.

[0082] [Gestalt 2 of operation] <u>drawing 15</u> is the block diagram showing the outline configuration of the store 51 of the gestalt 2 of operation.

[0083] With reference to drawing 15, it is for delivering and receiving the external data remembered to be a host system 12, a store 51 performs address translation in response to the media address from a host system, and in order to deliver and receive external data between host systems, it contains the data I/O section 59 which performs data conversion, and the flash memory 60 which performs data transfer according to the address signal which the data I/O section 59 changed. The data I/O section 59 changes the data between the data and external data which a flash memory 60 outputs and inputs.

[0084] The data I/O section 59 contains the flash plate interface section 57 of buffer memory 54 and a flash memory 60

which controls data transfer according to a host system 12, the host interface section 52 which performs data transfer, the buffer memory 54 which has the capacity of 512 bytes which stores stored data temporarily in order that the host interface section 52 may perform a host system 12 and data transfer, and the command from the host interface section 52. [0085] The flash plate interface section 57 is the sequence united with the specification of a flash memory, and contains the column address control section 58 which generates the start column address which specifies the read-out starting position of a

column address control section 38 which generates the start column address which specifies the read-out starting position of column specified by the sector address and sector address of a flash memory from the sequencer section 56 which sends out the address for specifying a memory area at the time of the command, read-out, and the store which set up actuation of read-out, a store, etc. to a flash memory, and the media sector address given from the host system 12.

[0086] In drawing 15, a flash memory 60 has the division lead / program function which can carry out read-out and write-in initiation for a lead and program of data from the column address of the arbitration of a sector.

[0087] A flash memory 60 has two or more sectors with the capacity whose each is 2048 bytes. A flash memory can output the data of only the specified sector capacitive component serially synchronizing with a clock signal, if a sector address is specified. And if a start column address is specified further, even the data which correspond to the last address of a sector from the data applicable to the column address of the specified sector can be serially outputted synchronizing with a clock signal.

[0088] <u>Drawing 16</u> is a memory map in which the response relation of the flash memory and buffer memory in the gestalt 2 of operation is shown.

[0089] Since the memory map shown in <u>drawing 16</u> shows the same assignment as the memory map used for the gestalt 1 of operation shown in <u>drawing 2</u>, explanation is not repeated.

[0090] <u>Drawing 17</u> is drawing for explaining that a media sector address is changed into a flash plate sector address and a start column address.

[0091] With reference to drawing 17, 14 bits of high orders of the media sector addresses MA15-MA0 are used as flash plate sector addresses SA13-SA0. Moreover, MA1 and MA0 which are 2 bits of low order among media sector addresses are used as CA10 and CA9 among start column addresses, respectively. Moreover, all of CA11, CA8-CA0 which are other bits of a start column address are set as "0h."

[0092] <u>Drawing 18</u> is drawing showing 2 bits [of low order of the start column address of a flash memory, and a media sector address] relation.

[0093] With reference to <u>drawing 18</u>, when both MA1 and MA0 are 0, a start column address is set as 0h, and when MA1 and MA0 are 0 and 1, respectively, a start column address is set as 200h.

[0094] When MA1 and MA0 are 1 and 0, respectively, a start column address is set as 400h, and when both MA1 and MA0 are 1, a start column address is set as 600h. Although this address translation is performed by the column address control section 58 of drawing 15, it is easily realizable only by connecting wiring corresponding to drawing 1818.

[0095] <u>Drawing 19</u> is a conceptual diagram for explaining a start column address. With reference to <u>drawing 19</u>, when 1 sector is 2048 bytes, the column address of 0h-7FFh exists corresponding to the flash plate sector address SA. Setting out of the start column address CA starts read-out synchronizing with a clock signal from the data of the column corresponding to the start column address in the set-up flash plate sector address SA.

[0096] <u>Drawing 20</u> is a wave form chart of operation for explaining command setting out at the time of reading data from the flash memory which has a division lead / program function, and address selection.

[0097] If the start of a write enable signal / WE** is detected in time of day t1 with reference to <u>drawing 20</u> when a command data enable signal / CDE** is L level, a lead command will be incorporated by the flash memory in the timing. [0098] In time of day t2, SA (1) which is 8 bits of low order of a sector address is incorporated in the start edge of a write enable signal / WE**. Subsequently, in time of day t3, SA (2) which is 6 bits of high orders of a sector address is incorporated by the flash memory in the start edge of a write enable signal / WE**.

[0099] Subsequently, in time of day t4, CA (1) which is 8 bits of low order of the start column address CA with the start edge of a write enable signal / WE** is incorporated by the flash memory. Then, in time of day t5, CA (2) which is 4 bits of high orders of a start column address with the start edge of a write enable signal / WE** is incorporated.

[0100] After time of day t6, the data of the start column address specified from the address / data input/output terminal synchronizing with clock signal SC are made into a head, and data are outputted from a flash memory.

[0101] <u>Drawing 21</u> is drawing showing the input wave which writes data in a flash memory in the gestalt 2 of operation. [0102] A program command will be read into a flash memory, if the start edge of a write enable signal / WE** is detected in time of day t1 with reference to <u>drawing 21</u> when command data enable input / CDE** is L level.

[0103] Then, in time of day t2, SA (1) which is 8 bits of low order of a sector address with the start edge of a write enable signal / WE** is incorporated by the flash memory. Then, in time of day t3, SA (2) which is 6 bits of high orders of a sector address with the start edge of a write enable signal / WE** is incorporated by the flash memory.

[0104] In time of day t4, CA (1) which is 8 bits of low order of a start column address with the start edge of a write enable signal / WE** is incorporated by the flash memory. Then, in time of day t5, CA (2) which is 4 bits of high orders of a start column address with the start edge of a write enable signal / WE** is incorporated by the flash memory. Address selection is completed above.

[0105] Data are written in the address which a data input is serially carried out synchronizing with clock signal SC, using the data corresponding to the start column address of the set-up sector address as a head after time of day t6, and corresponds. [0106] Control which gives the command to the flash memory shown by <u>drawing 20</u> and <u>drawing 21</u> and an address signal is

performed in the flash plate interface sequencer section 56 in drawing 15 R> 5.

[0107] <u>Drawing 22</u> is drawing showing the Maine flow of processing of the storage of the gestalt 2 of operation. With reference to <u>drawing 22</u>, the Maine flow of processing of the storage of the gestalt 2 of operation differs from the flow which the point which replaces with the read-out processing step S04 of the gestalt 1 of operation shown in <u>drawing 5</u>, replaces with the write-in processing step S05 including step S104, and contains step S105 showed by <u>drawing 5</u>. Since other parts are the same as that of the flow shown by <u>drawing 5</u>, explanation is not repeated.

[0108] Drawing 23 is a flow chart which shows the detail of read-out processing of step S104 shown in drawing 22.

[0109] With reference to drawing 23, read-out is started in step S111. Subsequently, in step S112, a media sector address is received from a host system. Then, in step S113, the media sector address which received is changed and the sector address SA of a flash memory and the start column address CA are generated. Then, in step S114, the division lead command of a flash memory is set up and a sector address SA and the start column address CA are specified. And in step S115, data are read from a flash memory and written in buffer memory.

[0110] Termination of the store to buffer memory sends out an interrupt signal to a host system in step S116.

[0111] Then, in step S117, the data written in buffer memory are sent out as read-out data to a host system. And read-out is completed in step S118.

[0112] <u>Drawing 24</u> is drawing showing with which block in a store each step of the read-out processing shown by <u>drawing 23</u> is carried out.

[0113] With reference to <u>drawing 24</u>, the read-out demand of a media sector address is first sent from a host system to a controller or buffer memory. A controller corresponds to the host interface section 52 and the flash plate interface sequencer section 56 in <u>drawing 15</u>.

[0114] In response by the controller, the sector address SA of a flash memory and the start column address CA are generated from a media sector address. And from a controller, a lead command, a sector address, and a start column address are sent out to a flash memory. It responds, and in a flash memory, division lead actuation is performed and the data which are 512 bytes are outputted to buffer memory. After the data store to buffer memory is completed, a controller requires data read-out of the specified media sector address from a host system. And from buffer memory, read-out of data is performed to a host system, and read-out actuation is ended.

[0115] Drawing 25 is a flow chart which shows the detail of the write-in processing in step S105 shown in drawing 22.

[0116] With reference to drawing 25, a store is first started in step S121. Then, the media sector address sent from the host system in step S122 is received.

[0117] Then, in step S123, a store requires data from a host system. And in step S124, data are received from a host system. This data is written in buffer memory in step S125.

[0118] And in step S126, the sector address SA of a flash memory and the start column address CA are generated from the media sector address which received at step S122. Then, in step S127, a division program command is set up to a flash memory, and assignment of a sector address SA and the start column address CA is carried out continuously.

[0119] And in step S128, data are read from buffer memory and written in a flash memory. And the store of data is completed in step S129.

[0120] <u>Drawing 26</u> is drawing showing how each step of the write-in processing shown in <u>drawing 25</u> is performed between a host system, a controller and buffer memory, and a flash memory.

[0121] With reference to drawing 26, the write-in demand of a media sector address is first sent towards a controller from a host system. Then, in response, a controller gives the data write-in demand of a media sector address to a host system. Responding, a host system writes in the data to a media sector address. This data is inputted into buffer memory via a controller.

[0122] Then, by the controller, the sector address SA of a flash memory and the start column address CA are generated from the media sector address which had received. And a controller performs setting out of a program command, a sector address/SA, and a start column address / CA to a flash memory. Responding, a flash memory performs division program actuation. And from a buffer, 512 bytes of data are inputted to a flash memory, a predetermined column address is made into a head, and a data store is performed. If 512 bytes of write data is inputted into a flash memory from buffer memory, the predetermined store after weight time amount progress will be completed after that.

[0123] In the gestalt 2 of operation, generation of the address signal given to a flash memory from address control and the media sector address of buffer memory is performed by the column address control section 58 in drawing 15.

[0124] <u>Drawing 27</u> is the block diagram showing the detail of the column address control section 58 in <u>drawing 15</u>.

[0125] <u>Drawing 27</u> is referred to. The column address control section 58 The flip-flop 72 which latches lead sector enable signal RSE** generated inside a store synchronizing with the start of clock signal SC, AND circuit 74 which outputs the OR of the output of a flip-flop 72, and light-sector enable signal WSE** generated inside a store as a reset signal RST, The 9-bit SC counter 76 which is reset by the reset signal RST, answers the start of clock signal SC after that, and starts count-up, A 16-bit media sector address is latched from a host system. 14 bits of high orders, The media sector-address latch section 30 which outputs 2 bits of low order to the sequencer section 6 as sector addresses SA0-SA15 and start column addresses 0-CAs 1, respectively, The gate circuit 78 which outputs a write enable signal / WE** in response to the output and clock signal SC of a flip-flop 72 is included.

[0126] In addition, buffer memory 4 is indicated by <u>drawing 10</u> for the facilities of explanation. Buffer memory 4 receives the enumerated data of 9 bits of the SC counter 26 as address signal ADR, receives light-sector enable signal WSE** as an

output enable signal /OE**, undergoes the output of a gate circuit 28 as a write enable signal /WE**, answers these, and is held in response to data input DI from a flash memory, or sends out data output DO to a flash memory.

[0127] Since capacity of the buffer memory which stores data temporarily can be made smaller than the capacity of 1 sector of a flash memory in the gestalt 2 of operation when the host interface section performs a host system and data transfer as explained above, storage with a cost merit can be offered. Furthermore, read-out and rewrting are possible per media sector by using it, carrying a division lead / programmable flash memory.

[0128] It should be thought that the gestalt of the operation indicated this time is [no] instantiation at points, and restrictive. The range of this invention is shown by the above-mentioned not explanation but claim, and it is meant that all modification in a claim, equal semantics, and within the limits is included.

[Translation done.]

* NOTICES *

JPO and NCIPI are not responsible for any damages caused by the use of this translation.

- 1. This document has been translated by computer. So the translation may not reflect the original precisely.
- 2.**** shows the word which can not be translated.
- 3.In the drawings, any words are not translated.

DESCRIPTION OF DRAWINGS

[Brief Description of the Drawings]

[Drawing 1] It is the block diagram showing the outline configuration of the store 1 which carried the flash memory.

[Drawing 2] It is the memory map in which the response relation of the address of the flash memory and buffer memory in the gestalt 1 of operation is shown.

[Drawing 3] It is drawing for giving explanation which changes a media sector address into a flash plate sector address and a column address offset generation bit.

[Drawing 4] It is drawing showing 2 bits [of low order of start flash plate column address offset and a media sector address] relation.

[Drawing 5] It is drawing showing the Maine flow of processing of the storage of the gestalt 1 of operation.

[Drawing 6] It is the flow chart which shows the detail of read-out processing of step \$04 shown in drawing 5.

[Drawing 7] It is drawing showing with which block in a store each step of the read-out processing shown in drawing 6 is carried out.

[Drawing 8] It is the flow chart which shows the detail of the write-in processing in step S05 shown in drawing 5.

Drawing 9 It is drawing showing how each step of the write-in processing shown in drawing 8 is performed between a host system, a controller and buffer memory, and a flash memory.

[Drawing 10] It is the block diagram showing the detail of the data transfer control section 8 shown in drawing 1.

[Drawing 11] It is the timing chart showing the situation of the data transfer from a flash memory to buffer memory.

[Drawing 12] It is the wave form chart of operation having shown more actuation of the data store to the buffer memory shown in drawing 11 in the detail.

[Drawing 13] It is the timing chart showing the situation of the data transfer from buffer memory to a flash memory.

[Drawing 14] It is a wave form chart of operation for explaining in more detail the situation of the data transfer from the buffer memory shown in drawing 13 to a flash memory.

[Drawing 15] It is the block diagram showing the outline configuration of the store 51 of the gestalt 2 of operation.

Drawing 16] It is the memory map in which the response relation of the flash memory and buffer memory in the gestalt 2 of operation is shown.

[Drawing 17] It is drawing for explaining conversion to a flash plate sector address and a flash plate column address for a media sector address.

[Drawing 18] It is drawing showing 2 bits [of low order of a flash plate column address and a media sector address] relation.

[Drawing 19] It is a conceptual diagram for explaining a start column address.

Drawing 20] It is a wave form chart of operation for explaining command setting out at the time of reading data from the flash memory which has a division lead / program function, and address selection.

[Drawing 21] It is drawing showing the input wave which writes data in a flash memory in the gestalt 2 of operation.

[Drawing 22] It is drawing showing the Maine flow of processing of the storage of the gestalt 2 of operation.

[Drawing 23] It is the flow chart which shows the detail of read-out processing of step \$104 shown in drawing 22.

[Drawing 24] It is drawing showing with which block in a store each step of the read-out processing shown by drawing 23 is carried out.

[Drawing 25] It is the flow chart which shows the detail of the write-in processing in step S105 shown in drawing 22.

Drawing 26 It is drawing showing how each step of the write-in processing shown in drawing 25 is performed between a host system, a controller and buffer memory, and a flash memory.

[Drawing 27] It is the block diagram showing the detail of the column address control section 58 in drawing 15. [Description of Notations]


1 51 2 Å store, 52 4 The host interface section, 54 6 Buffer memory, 56 Å flash plate interface sequencer, 8 10 Å data transfer control section, 60 Å flash memory, 58 Å column address control section, 22 Å flip-flop, 24 Ån ÅND circuit, 26 SC counter, 28 Å gate circuit, 30 The media sector-address latch section, 32 Å comparator, 34 Selector.

[Translation done.]

JPO and NCIPI are not responsible for any damages caused by the use of this translation.


- 1. This document has been translated by computer. So the translation may not reflect the original precisely.
- 2.*** shows the word which can not be translated.
- 3.In the drawings, any words are not translated.

DRAWINGS




[Drawing 2]	ł	2046	iByte	!
フラッシュ セクタアドレス	512Byte			
3FFFh	メディアセクタ3FFFCh	3FFFDh	3FFFEh	3FFFFh
:				
2h	メディアセクタBh	メディアセクタ9h	メディアセクタAh	メディアセクタBh
1h	メディアセクタ4h	メディアセクタ5h	メディアセクタ6h	メディアセクタカ
0h	メディアセクタOh	メディアセクタル	メディアセクタ2h	メディアセクタ3h
	Oh 1FFh フラッシュ カラムアドレス	200h 3FFh	400h 5FFh	600h 7FFh

[Drawing 6]




[<u>Drawing 3]</u> メディアセクタアドレス (1660)




[Drawing 4] ◆メディアセクタアドレス (下位 2bit)

MA1	MAO	®↑
0	0	スタートフラッシュカラムアドレスオフセットをOhとし、512Byteのデータを バッファメモリへ(バッファメモリから)転送する。
0	1	スタートフラッシュカラムアドレスオフセットを200hとし、512Byteのデータを バッファメモリへ(バッファメモリから)転送する。
1	0	スタートフラッシュカラムアドレスオフセットを400hとし、512Byteのデータを バッファメモリへ(バッファメモリから)転送する。
1	1	スタートフラッシュカラムアドレスオフセットを600hとし、512Byteのデータを バッファメモリへ(バッファメモリから)転送する。


[Drawing 5]



[Drawing 7]		
HOST	コントローラ (パッファ)	フラッシュメモリ
メディアセクタアドレス xxhの読出し要求	-	
Wait for Interrupt	メディアセクター SAオフセット アドレス の生成 リード・コマンド/SA ―― メディアセクタアドレスに基づく→ オフセットから512Byteのデータを バッファへ転送	➡ セクタリード(2048Byte) ↓ — フラッシュ_UFデータ出力 (2048Byte)
Interrupt -	メディアセクタアドレス xxhのデータ読出し要求	
メディアセクタアドレス xothのデータ読出し	パッファから出力	
読出し終了		




[Drawing 8]



rawing 9] HOST	コントローラ (バッファ)	フラッシュメモリ
メディアセクタアドレス _xxtnの者込み要求	-	
Interrupt -	メディアセクタアドレス xxhのデータ者込み要求	
メディアセクタアドレス _ xxhのデータ書込み	トパッファへ入力	
	メディアセクタ → SA,オフセット アドレス → の生成 プログラム・コマンド/SA → メディアセクタアドレスに基づく → オフセットからバッファのデータ を512Byte転送 それ以外ではFFを転送。※	→ プログラム(2048Byte) - フラッシュへデータ入力 (2046Byte) プログラム_Walt プログラム_End
書込み終了		


来フラッシュメモリのイレーズ状態が下である場合。

[Drawing 10]




[Drawing 18]
◆メディアセクタアドレス (下位 2bh)


MAT	MAO	スタートカラムアドレス	
0	0	スタートカラムアドレス:Oh	
0	1	スタートカラムアドレス:200h	
1	0	スタートカラムアドレス:400h	
1	1	スタートカラムアドレス:600h	




[Drawing 11]


◆メディアセクタアドレス:(MA1,MA0)=(0,1)の時






[Drawing 13] ◆メディアセクタアドレス:(MA1,MA0)=(0,1)の時










[Drawing 16]	2046	BByte	
フラッシュ セクタアドレス	5128yte			
3FFFh	メディアセクタ3FFFCh	3FFFDh	3FFFEh	3FFFFh
:	:		:	:
2h	メディアセクタ8h	メディアセクタ9h	メディアセクタAh	メディアセクタBh
1h	メディアセクタ4h	メディアセクタ5h	メディアセクタ6h	メディアセクタカ
Oh	メディアセクタOh	メディアセクタか	メディアセクタ2h	メディアセクタ3h
	Oh IFFh フラッシュ カラムアドレス	200h 3FFh	400h 5FFh	600h 7FFh


| Drawing 17|
メディアセクタアドレス (160ft)
| MA15||MA14||MA13||MA12||MA11||MA10||MA9||MA8||MA7||MA8||MA5||MA4||MA3||MA2||MA1||MAD|
| フラッシュセクタアドレス (140ft)
SA13		SA12		SA11		SA10		SA9		SA8		SA7		SA8		SA5		SA4		SA9		SA2		SA1		SA0
CA11		CA10		CA9		CA8		CA7		CA8		CA5		CA4		CA3		CA2		CA1		CA0				
O	MA1		MA0		O	O	O	O	O	O	O	O														



[Drawing 20]









HOST	コントローラ(バッファ)	フラッシュメモリ
メディアセクタアドレス _ xxthの読出し要求	-	
Wait for Interrupt	メディアセクタ → SA,CAの生成 アドレス リード・コマンド/SA/CA — 512Byteのデータをパッファへ →	➤ 分割リード (CAによる)
Interrupt -	メディアセクタアドレス xxhのデータ統出し要求	
メディアセクタアドレス xxhのデータ競出し	パッファから出力	
統出し終了		

[Drawing 26]





[Translation done.]

This Page is Inserted by IFW Indexing and Scanning Operations and is not part of the Official Record

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images include but are not limited to the items checked:
☐ BLACK BORDERS
☐ IMAGE CUT OFF AT TOP, BOTTOM OR SIDES
FADED TEXT OR DRAWING
☐ BLURRED OR ILLEGIBLE TEXT OR DRAWING
☐ SKEWED/SLANTED IMAGES
COLOR OR BLACK AND WHITE PHOTOGRAPHS
GRAY SCALE DOCUMENTS
LINES OR MARKS ON ORIGINAL DOCUMENT
☐ REFERENCE(S) OR EXHIBIT(S) SUBMITTED ARE POOR QUALITY
□ OTHER:

IMAGES ARE BEST AVAILABLE COPY.

As rescanning these documents will not correct the image problems checked, please do not report these problems to the IFW Image Problem Mailbox.